Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
2001.
2001.
Chrzanowska-Jeske, M.
and
Wang, Z.
1996.
Mapping of symmetric and partially-symmetric functions to the CA-type FPGAs.
Vol. 1,
Issue. ,
p.
290.
Shi, C.-J.
and
Brzozowski, J. A.
1998.
Cluster-cover.
ACM Transactions on Design Automation of Electronic Systems,
Vol. 3,
Issue. 1,
p.
76.
Forcada, Mikel L.
and
Gori, Marco
1999.
Wiley Encyclopedia of Electrical and Electronics Engineering.
Kremer, Stefan
1999.
Recurrent Neural Networks.
Vol. 19994575,
Issue. ,
Karoui, K.
Ghedamsi, A.
and
Dssouli, R.
1999.
A study of some influencing factors in testability and diagnostics based on FSMs.
p.
109.
Chrzanowska-Jeske, M.
Wei Wang
Jing Xia
and
Jeske, M.
2000.
Disjunctive decomposition of switching functions using symmetry information.
p.
69.
Sinha, S.
Kuehlmann, A.
and
Brayton, R.K.
2001.
Sequential SPFDs.
p.
84.
Ravi, S.
Lakshminarayana, G.
and
Jha, N.K.
2001.
Testing of core-based systems-on-a-chip.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Vol. 20,
Issue. 3,
p.
426.
Lee, D.
and
Yannakakis, M.
2002.
Closed partition lattice and machine decomposition.
IEEE Transactions on Computers,
Vol. 51,
Issue. 2,
p.
216.
Fan Zhang
and
Cheung, T.-y.
2003.
Optimal transfer trees and distinguishing trees for testing observable nondeterministic finite-state machines.
IEEE Transactions on Software Engineering,
Vol. 29,
Issue. 1,
p.
1.
Murphy, T.E.
Xiaojun Geng
and
Hammer, J.
2003.
On the control of asynchronous machines with races.
IEEE Transactions on Automatic Control,
Vol. 48,
Issue. 6,
p.
1073.
Minseok Oh
2003.
Network management agent allocation scheme in mesh networks.
IEEE Communications Letters,
Vol. 7,
Issue. 12,
p.
601.
Bailey, M.W.
and
Davidson, J.W.
2003.
Automatic detection and diagnosis of faults in generated code for procedure calls.
IEEE Transactions on Software Engineering,
Vol. 29,
Issue. 11,
p.
1031.
Jiang, J.-H.R.
and
Brayton, R.K.
2003.
On the verification of sequential equivalence.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Vol. 22,
Issue. 6,
p.
686.
Bernasconi, A.
Ciriani, V.
Luccio, F.
and
Pagli, L.
2003.
Three-level logic minimization based on function regularities.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Vol. 22,
Issue. 8,
p.
1005.
Mosterman, P.J.
Sztipanovits, J.
and
Engell, S.
2004.
Computer-Automated Multiparadigm Modeling in Control Systems Technology.
IEEE Transactions on Control Systems Technology,
Vol. 12,
Issue. 2,
p.
223.
Petrenko, A.
and
Yevtushenko, N.
2005.
Testing from Partial Deterministic FSM Specifications.
IEEE Transactions on Computers,
Vol. 54,
Issue. 9,
p.
1154.
Mneimneh, M.N.
and
Sakallah, K.A.
2005.
Principles of Sequential-Equivalence Verification.
IEEE Design and Test of Computers,
Vol. 22,
Issue. 3,
p.
248.
