Hostname: page-component-cd9895bd7-gbm5v Total loading time: 0 Render date: 2024-12-27T02:20:21.141Z Has data issue: false hasContentIssue false
  • English
  • Français

Optimization of Deposition Thickness and Over Polishing Time to Minimize Wafer Level Topography in Copper CMP

Published online by Cambridge University Press:  01 February 2011

J.M. Kang ,
Shaoyu Wu ,
T. Selvaraj ,
Benfu Lin  and
P.D. Foo
J.M. Kang
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore
Shaoyu Wu
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore
T. Selvaraj
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore
Benfu Lin
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore
P.D. Foo
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore
Get access

Abstract

Topography after Cu CMP is one of the main issues in constructing reliable Cu interconnects. The wafer level topography is greatly influenced by many polishing properties such as removal non-uniformity and planarization efficiency, and also by many polishing variables. Among the variables, Cu deposition thickness and over polishing time are easily controllable, and closely related to the topography. For a given polishing condition, the topography can be minimized through the optimization of Cu deposition thickness and over polishing time. A model is proposed to account for the correlation between these variables and the wafer level topography. Numerical result of this model shows a strong dependency of optimized Cu deposition thickness and over polishing time on the removal non-uniformity, dishing susceptibility and over plated bump size.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 732: Symposium I – Chemical-Mechanical Planarization , 2002 , I4.13
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Kang, J.M., Wu, S., Selvaraj, T. and Foo, P.D., Mat. Res. Soc. Symp. Proc. 671, 3.5 (2001)Google Scholar
2. Tugabawa, T., Park, T., Lee, B. and Boning, D., Mat. Res. Soc. Symp. Proc. 671, 4.2 (2001)Google Scholar
3. Burke, P.A., Proc. 8th VMIC, Santa Clara, CA, pp. 379–384 (1991)Google Scholar
4. Nguyen, V.H., Velden, P. Van der, Daamen, R., Kraneburg, H Van, and Woerlee, P.H., 2000 IEDM Tech. Digest, pp. 499–502 (2000)Google Scholar
5. Yang, K., Proc. 5th CMP-MIC, Santa Clara, CA, pp. 23–32 (2000)Google Scholar