Hostname: page-component-586b7cd67f-2brh9 Total loading time: 0 Render date: 2024-11-25T15:48:15.744Z Has data issue: false hasContentIssue false
  • English
  • Français

Nitrided Hafnium Silicate Film Formation by Sequential Process Using a Hot Wall Batch System and Its Application to MOS Transistor

Published online by Cambridge University Press:  01 February 2011

Tomonori Aoyama ,
Kazuyoshi Torii ,
Riichirou Mitsuhashi ,
Takeshi Maeda ,
Satoshi Kamiyama ,
Atsushi Horiuchi ,
Hiroshi Kitajima  and
Tsunetoshi Arikado
Tomonori Aoyama
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Kazuyoshi Torii
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Riichirou Mitsuhashi
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Takeshi Maeda
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Satoshi Kamiyama
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Atsushi Horiuchi
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Hiroshi Kitajima
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Tsunetoshi Arikado
Affiliation:
Research Dept. 1, Semiconductor Leading Edge Technologies, Inc. 16–1 Onogawa, Tsukuba 305–8569, Japan
Get access

Abstract

High quality HfSiON/SiO2 gate dielectrics were successfully formed using a hot wall batch system, which is suitable for mass production. The carbon contamination at HfSiON/SiO2 interface was reduced by a sequential process of the interfacial layer (IL) formation and HfSiOx metal organic chemical vapor deposition (MOCVD). The O3 treatment was found effective to reduce the residual carbon and hydrogen, while the NH3 treatment made the HfSiOx to be HfSiON, which was effective to prevent the phase separation and crystallization during the activation annealing. The NH3 treatment temperature above 700°C is necessary to suppress the boron penetration during the activation annealing at 1050°C for 1 sec in p-channel field effect transistor (p-FET). Equivalent oxide thickness (EOT) of 1.37 nm was achieved for HfSiON· (3nm)/SiO2(0.5nm) gate stack using poly-Si electrode. High effective mobility of 271/62 cm2/Vs (n/p at 0.8 MV/cm) was obtained.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 786: Symposium E – Fundamentals of Novel Oxide/Semiconductor Interfaces , 2003 , E4.9
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Rotondaro, A.L.P., Visokay, M.R., Chambers, J.J., Shanware, A., Khamankar, R., Bu, H., Laaksonen, R.T., Tsung, L., Douglas, M., Kuan, R., Bevan, M.J., Grider, T., McPherson, J. and Colombo, L., Symposium on VLSI Tech., 148 (2002).Google Scholar
2. Inumiya, S., Sekine, K., Niwa, S., Kaneko, A., Sato, M., Watanabe, T., Fukui, H., Kamata, Y., Koyama, M., Nishiyama, A., Takayanagi, M., Eguchi, K. and Tsunashima, Y., Symposium on VLSI Tech., 17 (2003).Google Scholar
3. Watanabe, T., Takayanagi, M., Iijima, R., Ishimaru, K., Ishiuchi, H. and Tsunashima, Y., Symposium on VLSI Tech., 19 (2003).Google Scholar
4. Ellis, K. A. and Buhrman, R.A., J. Electrochem. Soc., 145 (6), 2068 (1998).Google Scholar
5. Saito, S., Torii, K., Hiratani, M. and Onai, T., IEEE Electron Device Letters, 23 (6), 348 (2002).Google Scholar