Hostname: page-component-586b7cd67f-l7hp2 Total loading time: 0 Render date: 2024-11-20T13:29:22.508Z Has data issue: false hasContentIssue false
  • English
  • Français

A Multilevel Metal Interconnect Technology with Intra-Metal Air-Gap for Quarter-Micron-and-Beyond High-Performance Processes

Published online by Cambridge University Press:  17 March 2011

Mark Lin ,
Chun-Yen Chang ,
Tiao-Yuan Huang ,
Mout-Lim Lin  and
Horng-Chin Lin
Mark Lin
Affiliation:
Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan United Semiconductor Corp., Science-Based Industrial Park, Hsinchu, Taiwan
Chun-Yen Chang
Affiliation:
Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan
Tiao-Yuan Huang
Affiliation:
Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan Natiomal Nano Device Laboratories, Hsinchu, Taiwan
Mout-Lim Lin
Affiliation:
United Semiconductor Corp., Science-Based Industrial Park, Hsinchu, Taiwan
Horng-Chin Lin
Affiliation:
Natiomal Nano Device Laboratories, Hsinchu, Taiwan
Get access

Abstract

A multilevel metal interconnect with air-gap has been developed to reduce RC delay time for quick turn-around-time foundry manufacturing. The air-gap method has been successfully applied to 0.25 νm foundry technology. Measurements on ring oscillators confirm that the smallest delay time is indeed achieved with the air-gap method, compared with that using either conventional high-density-plasma (HDP) oxide or low-dielectric-constant spin-on-glass (SOG). In addition, we have also developed fitting equations for the delay time, thus provide a handy method for predicting the RC delay time. The oscillator delay time is also found to be critically dependent on not only the size, but also the position of the air-gap. Best delay time reduction is obtained when the air-gap is positioned in extended both above and below the metal lines to effectively reduce the fringing capacitance.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 612: Symposium D – Materials, Technology & Reliability for Advanced Interconnects.. , 2000 , D4.7.1
Copyright
Copyright © Materials Research Society 2000

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

Referencees

1. Chang, C.Y., and Sze, S. M., “ULSI TECHNOLOGY”, pp. 371–376, Mcgraw-Hill, 1996.Google Scholar
2. Hsieh, C. H., and Hsu, C. C., “Implant Treatment of Hydrogen Silsesquioxane Spin-on polymer as an Interlayer Dielectric Material for New SOG and W-Via Process”, VMIC Conference, pp. 583–587, 1997.Google Scholar
3. Shieh, B., Saraswat, K. C., Mcvittie, J. P., List, S., Nag, S., Islamraja, M., and Havemann, R. H., “Air-Gap Formation During IMD Deposition to Lower Interconnect Capacitance”, IEEE Electron Device Lett., pp. 16–18, 1998.10.1109/55.650339Google Scholar
4. Bohr, M. T., “Interconnect Scaling – The Real Limiter to High Performance ULSI”, Tech. Dig. IEDM, pp. 241–244, 1995.Google Scholar