Hostname: page-component-cd9895bd7-p9bg8 Total loading time: 0 Render date: 2024-12-27T02:10:29.379Z Has data issue: false hasContentIssue false

Material Science and the Electronic Packaging Roadmap

Published online by Cambridge University Press:  21 February 2011

C. A. Steidel
Affiliation:
Kulicke and Soffa Industries, Inc.
R. C. Sundahl
Affiliation:
Intel Corp.
N. Grayeli
Affiliation:
Intel Corp.
Get access

Extract

The National Technology Roadmap forecasts significant increases in performance for silicon devices over the next several years continuing the pace of the last 25 years. As the complexity and performance of the silicon have increased, so has the cost to manufacture the supporting packages. However, continued growth of the industry demands that package costs be held under control. A requirement of the Roadmap is a need for a significant lowering of cost over the period. On a per lead basis: for example, for cost/performance products in 1995 the range in per pin cost is 1.4–8 cents. These costs must move to 1–3 cents per lead over the next 15 years, while lead count increases from a few hundred to a few thousand. These costs will not be achievable unless we change how materials are developed and deployed to the market.

Type
Research Article
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, San Jose, Ca (1994).Google Scholar
2. Microelectronic Packaging Handbook, Tummala, R. and Rymaszewski, E.J., Eds., Van Nostrand Reinhold,N.Y. (1989), pp. 366391.Google Scholar
3. DeHaven, K., Deitz, J., Proc. 44thECTC, pp. 18 (1994).Google Scholar
4. Powell, D.O. and Trivedi., A.K., Proc. 43rd ECTC, pp182–186 (1993).Google Scholar