Hostname: page-component-586b7cd67f-2brh9 Total loading time: 0 Render date: 2024-11-29T07:53:37.817Z Has data issue: false hasContentIssue false
  • English
  • Français

Low-Temperature Formation of SiNx Gate Insulator for Thin-Film Transistor Using CAT-CVD Method

Published online by Cambridge University Press:  10 February 2011

A. Izumi ,
T. Ichise  and
H. Matsumura
A. Izumi
Affiliation:
JAIST(Japan Advanced Institute of Science and Technology)Ishikawa 923-1292, JAPAN, [email protected]
T. Ichise
Affiliation:
JAIST(Japan Advanced Institute of Science and Technology)Ishikawa 923-1292, JAPAN, [email protected]
H. Matsumura
Affiliation:
JAIST(Japan Advanced Institute of Science and Technology)Ishikawa 923-1292, JAPAN, [email protected]
Get access

Abstract

Silicon nitride films prepared by low temperatures are widely applicable as gate insulator films of thin film transistors of liquid crystal displays. In this work, silicon nitride films are formed around 300 °C by deposition and direct nitridation methods in a catalytic chemical vapor deposition system. The properties of the silicon nitride films are investigated. It is found that, 1) the breakdown electric field is over 9MV/cm, 2) the surface state density is about 1011cm−2eV−1 are observed in the deposition films. These result shows the usefulness of the catalytic chemical vapor deposition silicon nitride films as gate insulator material for thin film transistors.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 508: Symposium B – Flat Panel Display Materials - 1998 , January 1998 , 151
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Matsumura, H., Jpn. J. Appl. Phys. 28, 2157 (1989).Google Scholar
2. Okada, S. and Matsumura, H., Jpn. J. Appl. Phys. 36, 7035 (1997).Google Scholar
3. Matsumura, H. and Tachibana, H., Appl. Phys. Lett 47, 833 (1985).Google Scholar
4. Hattori, R., Nakamura, G., Nomura, S., Ichise, T., Masuda, A. and Matsumura, H., Technical digest oflIEEE Gallium Arsenide Integrated Circuits Symp., Anaheim, USA, Oct., p.78 (1997).Google Scholar
5. Miyoshi, Y., Okada, S., Matsumura, H., Nomura, S., Kohno, M., Nashimoto, Y. and Mizuta, M., Extended Abstracts (The 44th Spring Meeting) of the Japan Society of Applied Physics and Related Societies, Chiba, April, 1997, 30a-ZD-5 (in Japanese).Google Scholar
6. Kem, W. and Poutinen, D. A., RCA Rev. 31, 187 (1970).Google Scholar
7. Terman, L. M., Solid Stat. Electron. 5, 282 (1962).Google Scholar
8. Izumi, A. and Matsumura, H., Appl. Phys. Lett. 71, 1371 (1997).Google Scholar