Hostname: page-component-78c5997874-lj6df Total loading time: 0 Render date: 2024-11-20T01:03:36.074Z Has data issue: false hasContentIssue false

Large-Grain Polysloon Films Depied by Raped Thermal IPCVD

Published online by Cambridge University Press:  21 February 2011

S.J.N. Mitdhell
Affiliation:
Department of Electrical & Electronic Engineering, THE QUEEN'S UNIVERSTTY OF BELFST Belfast, Northern Ireland.
D.W. McNeill
Affiliation:
Department of Electrical & Electronic Engineering, THE QUEEN'S UNIVERSTTY OF BELFST Belfast, Northern Ireland.
S.H. Raza
Affiliation:
Department of Electrical & Electronic Engineering, THE QUEEN'S UNIVERSTTY OF BELFST Belfast, Northern Ireland.
B.M. Armstrong
Affiliation:
Department of Electrical & Electronic Engineering, THE QUEEN'S UNIVERSTTY OF BELFST Belfast, Northern Ireland.
H.S. Gemble
Affiliation:
Department of Electrical & Electronic Engineering, THE QUEEN'S UNIVERSTTY OF BELFST Belfast, Northern Ireland.
Get access

Abstract

Rapid thermal LMVD has been applied to the deposition of polysiliccn layers. The single process wafer sits in an air—cooled quartz chamber, and is heated by tungsten—halcgen lamps. A nicrowave cavity upstrean of the hot zone may be used to introduce a remote plasma.

Pblysilicon films have been deposited on ocidized suhstrates in the temperature range 590C–860C, and at pressures between 0.lmber and 10mbar. Conditions for the reduction of carbon and oxygen levels down to 5x1017 cm are presented.

An in—situ CF4 plasma clean prior to polysiliccn deposition is shown to dramatically affect grain—size. At 720C and Imbar, plasma-cleaned polysilicon has a grain—size of 35Chm, whereas non—cleaned polysilicon has a grain—size of only 120nm. The CF4 schedule leaves a clean ocide surface with fewer nucleation sites, resulting in larger grains.

Both types of polysilicon were used in the fabrication of TMT'S. Devices with larger grain material pass 10 times as much current as those with smaller grains, show a channel nobility of >20cm v s, and have a threshold voltage of 5V. Thus, direct deposition of polysilicon layers on a plasma—cleaned substrate is an attractive alternative to crystallization from amorphous silicon, for TFT's.

Type
Research Article
Copyright
Copyright © Materials Research Society 1990

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Hatalis, M.K. and Greve, D.W., J.App1.Phys., 63,p.22600 (1988)Google Scholar
2. Panwar, O.S., Moore, R.A., Mitchell, N.S.J., Gemble, H.S. and Armstrong, B.M., Appl.Surface Sci, 36 P.247 (1989)Google Scholar
3. Meekin, D., Stoeminos, J., Migliorato, P. and Econcmou, N.A., J.Appl.Phys, 61 p.503l, (1987)Google Scholar
4. Kamins, T., Polycrystalline Silicon for btpmted Circuit Applications, (Kluwer Academic Publishers, 1988), p. 8 Google Scholar
5. Brel, C.H.J. Van Den and Bollen, L.J.M., J. Cryst. Growth, 54, p. 310 (1981)Google Scholar
6. Ghidini, G., Smith, F.W., J.Electrochem. Soc. 131 P2924 (1984)10.1149/1.2115443Google Scholar
7. Troxell, J.R., Harrington, M.I., Erskine, J.C., Dumbaugh, W.H., Fehlner, F.P. and Miller, R.A., IEEE Elect. Dev lett., EDL–7 (11), pp597599, (1986)10.1109/EDL.1986.26486Google Scholar