Hostname: page-component-cd9895bd7-gvvz8 Total loading time: 0 Render date: 2024-12-27T01:47:04.660Z Has data issue: false hasContentIssue false
  • English
  • Français

Characterization of Chemical-Mechanical Polishing Dielectrics for Multilevel Metallization

Published online by Cambridge University Press:  25 February 2011

S.C. Sun ,
F.L. Yeh  and
H.Z. Tien
S.C. Sun
Affiliation:
Nano Device Laboratory, National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
F.L. Yeh
Affiliation:
Nano Device Laboratory, National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
H.Z. Tien
Affiliation:
Nano Device Laboratory, National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
Get access

Abstract

This paper presents the results obtained from a systematic study on dielectric planarization using a chemical mechanical polishing (CMP) technique. This technique is readily applicable to intermetal and pre-metal dielectric films for advanced CMOS device fabrication. Results indicate that polishing rates vary with different dielectrics; with BPSG having the highest removal rate, while PECVD nitride having the lowest removal rate. Key parameters in determining the polishing rate are down force pressure and platen rotation speed. It is demonstrated that planarization becomes a reality on patterned wafers.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 337: Symposium B – Advanced Metallization for Devices and Circuits—Science, Technology and Manufacturing III , 1994 , 139
Copyright
Copyright © Materials Research Society 1994

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1 Davari, B., Koburger, C.W., Schulz, R., Warnock, J.D., Furukawa, T., Jost, M., Taur, Y., Schwittek, W.G., DeBrosse, J.K., Kerbaugh, M.L., and Mauer, J.L., IEDM Tech. Dig. 1989, p.61 (1989)Google Scholar
2 Beyer, K.D., U.S. Patent 4,944,836 (1990)Google Scholar
3 Patrick, W., Guthrie, W.L., Standley, CL., and Schiable, P.M., J. Electrochem. Soc., 138, 1778 (1991)Google Scholar
4 Kaufman, F.B., Thompson, D.B., Broadie, R.E., Jaso, M.A., Guthrie, W.L., Pearson, D.J., and Small, M.B., ibid., 138, 3460 (1991)Google Scholar
5 Doi, T., Mori, Y., Kawai, M., Taniguich, K., Uda, K., and Sakiyama, K.,Proceedings of 9th VLSI Multilevel Interconnect Conference, p. 163 (1992)Google Scholar
6 Tang, W.T., Ahn, D.H., Bostic, R.A., Tange, CO., and Trojan, D.R., Proceedings of 10th VLSI Multilevel Interconnect Conference, p.208 (1993)Google Scholar
7 IC-60 on Suba IV, manufactured by Rodel Inc.Google Scholar
8 Preston, F., J. Soc. Glass Tech., 11, 214 (1927)Google Scholar