Hostname: page-component-cd9895bd7-fscjk Total loading time: 0 Render date: 2024-12-27T01:32:18.957Z Has data issue: false hasContentIssue false

Analysis of Electromigration Extrusion Failure Mode in Damascene Copper Interconnects

Published online by Cambridge University Press:  17 March 2011

Lucile Arnaud
Affiliation:
LETI (CEA-Grenoble), 17 rue des Martyrs, 38054 Grenoble cedex, France
Gérard Tartavel
Affiliation:
LETI (CEA-Grenoble), 17 rue des Martyrs, 38054 Grenoble cedex, France
Thierry Berger
Affiliation:
ST Microelectronics, 850 rue Monnet, 38926 Crolles, France
François Mondon
Affiliation:
LETI (CEA-Grenoble), 17 rue des Martyrs, 38054 Grenoble cedex, France J. FourierUniversity-Grenoble, France
Robert Truche
Affiliation:
LETI (CEA-Grenoble), 17 rue des Martyrs, 38054 Grenoble cedex, France
Get access

Abstract

The electromigration performance of copper damascene interconnects has been studied with respect to hillock formation and is compared to void formation failure mode. The metal lines consisted of Chemical Vapor Deposition (CVD) copper deposited on CVD TiN and capped with SiN. SiO2 was used for copper lines insulation and final passivation. Two line widths (0.5 and 3µm) have been characterized. It is shown that higher activation energy values are obtained for void formation failure mode, respectively Ea = 0.86 eV for wide lines (poly-grain microstructure) and Ea =1.04 eV for narrow lines (quasi-bamboo microstructure) than for extrusion failure mode. Failure analysis performed with a Scanning Electron Microscope (SEM) showed that grain boundaries are active diffusion paths in polycrystalline copper lines whereas interface diffusion is believed to be the main diffusion path in narrow lines. Extrusions are shown to occur at the upper interface of copper damascene lines and to extend laterally as a consequence of cracks in dielectric layers and are thus responsible for short circuit between adjacent lines. Implications on extrapolated lifetimes at operating conditions are discussed.

Type
Research Article
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] The International Technology Roadmap for Semiconductors, ITRS, 2000 Google Scholar
[2] Hu, C. K., Mat. Res. Soc. Symp. Proc., Vol 511, (1998), p305 Google Scholar
[3] Ryu, C., Loke, A.S., Nogam, T. i, Kwon, K.W., Proc of IEEE IRPS, (1997) p.201 Google Scholar
[4] Proost, J. et al. , J. of Appl. Phys. 87 (7) (2000) 27922802 Google Scholar
[5] Arnaud, L. et al. , Proc of IEEE IRPS, (1999) p.263 Google Scholar
[6] Berger, T. et al. , Microelectronics Reliability 40 (2000) 13111316 Google Scholar
[7] Arnaud, L. et al. , Microelectronics Reliability, 40, (2000), 7786.Google Scholar
[8] Berger, T. et al. , to be published in Mat. Res. Soc. Symp. Proc, (2001)Google Scholar
[9] Liu, X.H. et al. , Mat. Res. Soc. Symp. Proc. 516 (1998) 313324 Google Scholar
[10] Noguchi, J. et al. , Proc. of IEEE IRPS, (2000) p.339 Google Scholar