Hostname: page-component-586b7cd67f-vdxz6 Total loading time: 0 Render date: 2024-11-25T15:23:38.806Z Has data issue: false hasContentIssue false
  • English
  • Français

Vertical, Dual Gate CMOS Structure in Two Laser-Recrystallized Silicon Layers over Oxidized Silicon Substrate

Published online by Cambridge University Press:  21 February 2011

P. Kenyon ,
H. Dressel  and
A. Negri
P. Kenyon
Affiliation:
GTE Laboratories Incorporated40 Sylvan Road Waltham, MA 02254
H. Dressel
Affiliation:
GTE Laboratories Incorporated40 Sylvan Road Waltham, MA 02254
A. Negri
Affiliation:
GTE Laboratories Incorporated40 Sylvan Road Waltham, MA 02254
Get access

Abstract

A seven mask CMOS process that provides vertically integrated structures with joint gates is described. The structures have been characterized as individual NMOS and PMOS transistors. An implant technique will be described which may permit the fabrication of fully self-aligned CMOS structures.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 33: Symposium D – Comparison of Thin Film Transistor and SOI Technologies , 1984 , 155
Copyright
Copyright © Materials Research Society 1984

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Robinson, A. L., Antoniadis, D. A. and Maby, E. W., Proc. Intern, Elect. Mat. 83, pp. 530–533.Google Scholar
2. Kawamura, S., Sasaki, N., Iwai, T., Nakano, M., and Takagi, M., IEEE Elect. Dev. Lett. EDL–4, pp. 366–368 (1983).Google Scholar
3. Gibbons, J. F. and Lee, K. F., IEEE Elect. Dev. Lett. EDL–1, pp. 117–118 (1980).CrossRefGoogle Scholar
4. Colinge, J. P. and Demoulin, E., Proc. Intern. Elect. Dev. Mat. 81, pp. 557–560 (1981).Google Scholar
5. Kamins, T.I., IEEE, Elect. Dev. Lett. EDL–3, pp. 341–345 (1982).10.1109/EDL.1982.25594CrossRefGoogle Scholar
6. Zimmer, G., Zetzmann, W., Liv, Z.L., and Neubert, E. in: Ion Implantation: Equipment and Techniques, Ryssel, H. and Glawischnig, H., eds. (Springer-Verlag 1983), pp. 426–432.Google Scholar
7. Bassous, E., Ephrath, L.M., Pepper, G., and Mikalsen, D.J., J. Electrochem. Soc. 130, pp. 478–484 (1983).10.1149/1.2119735Google Scholar
8. Johnson, N. M., Biegelsen, D. K., and Moyer, M. D., Appl. Phys. Lett. 38, pp. 900–906 (1981).Google Scholar
9. Gat, A., IEEE Electr. Dev. Lett. EDL–2, pp. 85–87 (1981).Google Scholar
10. Lam, H. W., Sobczak, Z. P., Pinizzotto, R. F. and Tasch, A. L., IEEE Trans. Electr. Dev. ED–29, pp. 389–394 (1982).Google Scholar
11. Gibbons, J. F., Johnson, W. S., and Mylroie, S.W. in: Projected Range Statistics (Dowden, Hutchingson, Ross 1975).Google Scholar
12. Hu, S. M. and Gregor, L. V., J. Electrochem. Soc. 114, pp. 826–833 (1967).Google Scholar