Hostname: page-component-586b7cd67f-t7fkt Total loading time: 0 Render date: 2024-11-25T18:00:53.325Z Has data issue: false hasContentIssue false
  • English
  • Français

Post-Annealing Effect on the Reliability of Ultra-Thin Silicon Dioxide with Polysilicon Gate

Published online by Cambridge University Press:  21 February 2011

Kenji Yoneda ,
Yoshiki Fukuzaki ,
Kazuo Satoh ,
Yoshjhiro Todokoro  and
Morio Inoue
Kenji Yoneda
Affiliation:
Kyoto Research Laboratory, Matsushita Electronics Corporation, 19, Nishikujo-Kasugacho, Minami-ku, Kyoto 601, JAPAN
Yoshiki Fukuzaki
Affiliation:
Kyoto Research Laboratory, Matsushita Electronics Corporation, 19, Nishikujo-Kasugacho, Minami-ku, Kyoto 601, JAPAN
Kazuo Satoh
Affiliation:
Kyoto Research Laboratory, Matsushita Electronics Corporation, 19, Nishikujo-Kasugacho, Minami-ku, Kyoto 601, JAPAN
Yoshjhiro Todokoro
Affiliation:
Kyoto Research Laboratory, Matsushita Electronics Corporation, 19, Nishikujo-Kasugacho, Minami-ku, Kyoto 601, JAPAN
Morio Inoue
Affiliation:
Kyoto Research Laboratory, Matsushita Electronics Corporation, 19, Nishikujo-Kasugacho, Minami-ku, Kyoto 601, JAPAN
Get access

Abstract

Time dependent dielectric breakdown (TDDB) characteristics and TEM observation of ultra-thin silicon dioxide with the polysilicon gate after post-annealing and oxidation at 1000-1100 °C are discussed. The high temperature post-annealing decreases the TDDB characteristics of ultra-thin oxide with polysilicon gate. The charge to breakdown is reduced drastically with increasing the annealing temperature and annealing time. The dielectric breakdown reliability degradation of ultra-thin tunneling oxide by the post-annealing can be explained as the partial oxide thinning and electric field concentration due to the increase of roughness at the polysilicon gate/ultra-thin tunneling oxide interface. This increase of roughness is due to the grain growth of polysilicon gate and viscous flow of oxide, which are enhanced with increasing the annealing temperature and time.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 182: Symposium C – Polysilicon Thin Films and Interfaces , 1990 , 321
Copyright
Copyright © Materials Research Society 1990

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

(1)Chen, C., Holland, S.E. and Hu, C., IEEE Trans. Electron Devices, ED–32, p.413 (1985)10.1109/T-ED.1985.21957Google Scholar
(2)Hokari, Y., VLSI Symp. Tech. Dig., p. 41 (1988)Google Scholar
(3)Arima, H., Ajika, N., Morita, H., Shibano, T. and Matsukawa, T., IEDM Tech. Dig., p.420 (1988)Google Scholar
(4)Irene, E.A., Tiemey, E. and Angillelo, J., J.Electrochem. Soc., 129, p. 2594 (1982)10.1149/1.2123617Google Scholar