Hostname: page-component-586b7cd67f-t7czq Total loading time: 0 Render date: 2024-11-29T09:00:12.075Z Has data issue: false hasContentIssue false
  • English
  • Français

Overview of Advanced 3D Charge-trapping Flash Memory Devices

Published online by Cambridge University Press:  01 February 2011

Hang-Ting Lue ,
Kuang-Yeu Hsieh  and
Chih-Yuan Lu
Hang-Ting Lue
Affiliation:
[email protected]
Kuang-Yeu Hsieh
Affiliation:
[email protected], Macronix International Co., Ltd., Hsinchu, Taiwan, Province of China
Chih-Yuan Lu
Affiliation:
[email protected], Macronix International Co., Ltd., Hsinchu, Taiwan, Province of China
Get access

Abstract

Although conventional floating gate (FG) Flash memory has already gone into the sub-30 nm node, the technology challenges are formidable beyond 20nm. The fundamental challenges include FG interference, few-electron storage caused statistical fluctuation, poor short-channel effect, WL-WL breakdown, poor reliability, and edge effect sensitivity. Although charge-trapping (CT) devices have been proposed very early and studied for many years, these devices have not prevailed over FG Flash in the > 30nm node. However, beyond 20nm the advantage of CT devices may become more significant. Especially, due to the simpler structure and no need for charge storage isolation, CT is much more desirable than FG in 3D stackable Flash memory. Optimistically, 3D CT Flash memory may allow the Moore's law to continue for at least another decade. In this paper, we review the operation principles of CT devices and several variations such as MANOS and BE-SONOS. We will then discuss 3D memory architectures including the bit-cost scalable approach. Technology challenges and the poly-silicon thin film transistor (TFT) issues will be addressed in detail.

Keywords

microelectronicsmemoryelectrical properties
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 1250: Symposium G – Materials and Physics for Nonvolatile Memories II , 2010 , 1250-G01-10
Copyright
Copyright © Materials Research Society 2010

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Tanaka, H., et al, VLSI Symposia, pp. 14–15, 2007.Google Scholar
[2] Lai, E. K., et al, IEDM, pp. 41–44, 2006.Google Scholar
[3] Jung, S. M., et al, IEDM, pp. 37–40, 2006.10.3406/lgge.2006.2703Google Scholar
[4] Lue, H. T., et al, IEDM, pp. 547–550, 2005.Google Scholar
[5] Lue, H. T., et al, IRPS pp. 874–882, 2009.Google Scholar
[6] Lee, C.H., et al., IEDM Tech. Dig., pp. 26.5.1– 26.5.4, 2003.Google Scholar
[7] Lai, S.C., et al., IEEE NVSMW, pp. 88–89, 2007.Google Scholar
[8] Lai, S.C., et al., IEEE NVSMW, pp. 101–102, 2008.Google Scholar
[9] Lue, H.T., et al. IRPS, pp. 168–174, 2005.Google Scholar
[10] Lai, S. C., et al, IMW, 2010, in publication.Google Scholar
[11] Lue, H. T., et al, IEDM, pp. 839–842, 2009.Google Scholar
[12] Hsu, T. H., et al, IEEE TED, pp. 1235–1242, 2009.Google Scholar
[13] Lue, H. T., et al, IRPS, 2010, in publication.Google Scholar
[14] Hsu, T. H., et al, IEDM, pp. 629–632, 2009.Google Scholar
[15] Katsumata, R., et al, VLSI Symposia, pp. 136–137, 2009.Google Scholar
[16] Jang, J., et al, VLSI Symposia, pp. 192–193, 2009.10.1016/j.tics.2009.02.001Google Scholar
[17] Kim, J., et al, VLSI Symposia, pp. 186–187, 2009.10.1016/j.oos.2009.06.481Google Scholar
[18] Kim, W., et al, VLSI Symposia, pp. 188–189, 2009.Google Scholar
[19] Lue, H. T., et al, VLSI Symposia, pp. 140–141, 2008.Google Scholar
[20] Lue, H. T., et al, VLSI Symposia, pp. 224–225, 2009.Google Scholar