Hostname: page-component-7bb8b95d7b-s9k8s Total loading time: 0 Render date: 2024-09-19T12:56:20.675Z Has data issue: false hasContentIssue false
  • English
  • Français

Overview and Technical Trend of Chain FeRAM

Published online by Cambridge University Press:  01 February 2011

Daisaburo Takashima
Daisaburo Takashima*
Affiliation:
[email protected], Toshiba Corp., Center for Semiconductor Research & Development, Semiconductor Company, Yokohama, Japan
Get access

Abstract

A chain FeRAMTM is the best solution to realize high-speed and high-bandwidth nonvolatile RAM with low power dissipation. In this paper, the overview of chain FeRAM, the technical trend for FeRAM scaling and the marketing strategy are presented. First of all, the concept and performance of chain FeRAM are described. Secondly, the status and history of chain FeRAM development are presented. Thirdly, four kinds of scaling strategies for chain FeRAM are presented; (1) A shrink trend of chain cell including a capacitor plug shared with twin cells, and process techniques including Ir/TiAlN-barrier metal and MOCVD-PZT with SrRuO3 electrode, which are installed in 16Kb, 8Mb, 32Mb, 64Mb and 128Mb chain FeRAMs, (2) Capacitor damage suppression processes to reinforce step coverage and protect H2 damage even in 0.1μm2 capacitor of 128Mb, (3) A scalable array architecture such as an octal / quad bitline architecture to reduce bitline capacitance and ensure enough cell signal in scaled ferroelectric capacitor, and (4) A ferroelectric capacitor overdrive technique by driving shield-bitlines to enlarge tail-to-tail cell signal in low voltage operation of 1.3V. Fourthly, future direction of chain FeRAM is discussed. The vertical capacitor is one of candidates for gigabit-scale chain FeRAMs, and solves signal problem and achieves small 4F2 cell without contact formation. Finally, the marketing strategy to take full advantage of chain FeRAM is presented. A nonvolatile FeRAM cache is the promising candidate to achieve high bandwidth memory systems. Applications of chain FeRAM to solid-state drive (SSD) and hard-disk drive (HDD) and their system performance improvements are demonstrated.

Keywords

ferroelectricmemoryferroelectricity
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 1250: Symposium G – Materials and Physics for Nonvolatile Memories II , 2010 , 1250-G11-01
Copyright
Copyright © Materials Research Society 2010

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Evans, J. T. and Womack, R., “An experimental 512-bit nonvolatile memory with ferroelectric storage cell,” IEEE J. Solid-State Circuits, vol. 23, no.5, pp. 1171–1175, Oct. 1989.Google Scholar
[2] Womack, R. et al., “A 16kb ferroelectric nonvolatile memory with a bit parallel architecture,” in IEEE ISSCC Dig. Tech. Papers, Feb. 1989, pp. 242–243.Google Scholar
[3] Sumi, T. et al., “A 256kb nonvolatile ferroelectric memory at 3V and 100ns,” in IEEE ISSCC Dig. Tech. Papers, Feb. 1994, pp. 268–269.Google Scholar
[4] McAdams, H. P. et al., “A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process,” IEEE J. Solid-Sate Circuits, vol. 39, no. 4, pp. 1625–1634, pp. 667–677, Apr. 2004.Google Scholar
[5] Hong, Y. K. et al., “130 nm-technology, 0.25 μm2, 1T1C FRAM cell for SoC (system-on-achip)- friendly applications,” in Symposium on VLSI Technology Dig. Tech. Papers, June 2007, pp. 230–231.10.1109/VLSIT.2007.4339704Google Scholar
[6] Takashima, D. et al., “High-density chain ferroelectric random access memory (chain FRAM),” IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 787–792, May 1998.Google Scholar
[7] Takashima, D. et al., “A sub-40ns chain FRAM architecture with 7ns cell-plateline drive,” IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1557–1563, Nov. 1999.Google Scholar
[8] Takashima, D. et al., “A 76-mm2 8-Mb chain ferroelectric memory,” IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1713–1720, Nov. 2001.Google Scholar
[9] Shiratake, S. et al., “A 32-Mb chain FeRAM with segment/stitch array architecture,” IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1911–1919, Nov. 2003.Google Scholar
[10] Hoya, K. et al., “A 64Mb chain FeRAM with quad BL architecture and 200MB/s burst mode,” in IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 134–135.Google Scholar
[11] Shiga, H. et al., “A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing schemes,” IEEE J. Solid-State Circuits, vol. 45, no.1, pp. 142–152, Jan. 2010.Google Scholar
[12] Ozaki, T. et al., “Key technologies of first chain – 32Mbit ferroelectric RAM,” in Extended Abstracts of SSDM, Sep. 2003, pp. 646–647.Google Scholar
[13] Kanaya, H. et al., ”A 0.602μm2 nestled chain cell structure formed by one mask etching process for 64Mbit FeRAM,” in Symposium on VLSI Tech. Dig. Tech. Papers, June 2004, pp. 150–151.Google Scholar
[14] Hidaka, O. et al., “High density high reliability chain FeRAM with damage-robust MOCVDPZT capacitor with SrRuO3/IrO2 top electrode for 64Mb and beyond,” in Symposium on VLSI Technology Dig. Tech. Papers, June 2006, pp.126–127.Google Scholar
[15] Shimojo, Y. et al., “High-density and high-speed 128Mb chain FeRAM with SDRAMCompatible DDR2 Interface,” in Symposium on VLSI Tech. Dig. Tech. Papers, June 2009, pp.218–219.Google Scholar
[16] Takashima, D. et al., “A Scalable shield-bitline-overdrive technique for 1.3V chain FeRAM, “ in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 262–263.Google Scholar
[17] Koo, J. M. et al., “Fabrication of 3D trench PZT capacitors for 256Mbit FRAM device application,” in IEEE IEDM Dig. Tech. Papers, Dec. 2005, pp. 340–343.Google Scholar
[18] Nagel, N. et al., “New highly scalable 3-dementional chain FeRAM cell with vertical capacitor,” in Symposium on VLSI Technology Dig. Tech. Papers, June 2004, pp. 146–147.Google Scholar
[19] D. Takashima, ”NAND flash memory and system designs for SSD application,” in IEEE ISSCC Forum of “SSD Memory Subsystem Innovation”, Feb. 2009.Google Scholar
[20] Takashima, D. et al., “A 128Mb chain FeRAM and system designs for HDD application and Enhanced HDD performance”, in IEEE A-SSCC Dig. Tech. Papers, Nov. 2009, pp. 13–16.Google Scholar