Hostname: page-component-cd9895bd7-7cvxr Total loading time: 0 Render date: 2024-12-27T17:58:14.461Z Has data issue: false hasContentIssue false
  • English
  • Français

Ferroelectric 1-T memory device—will it be viable for nonvolatile memory applications?

Published online by Cambridge University Press:  01 February 2011

Jin-Ping Han
Jin-Ping Han*
Affiliation:
National Institute of Standards and Technology (NIST), Semiconductor Electronics Division, Gaithersburg, MD 20899, USA
Get access

Abstract

The quest for a nonvolatile memory FET based on the metal-ferroelectric-(insulator)-semiconductor (MF(I)S) gate stack concept has greatly intensified in recent years. In principle, such a memory device (MF(I)S) could be a building block of an ideal memory technology which offers random access, high speed, low power, high density and non-volatility. In practice, however, none of the reported ferroelectric memory transistors has achieved a memory retention time of more than a few days so far. These results are a far cry from the 10-year retention time requirement for non-volatile memory devices. This paper reveals progress and optimization that grain size, interfacial properties, and crystallinity of the annealed ferroelectric SrBi2Ta2O9 (SBT) films have a strong impact on the size of the memory window, as does the choice of the buffer layer material. The properties of SiN buffer layer sandwiched between SBT and Si are discussed. Switches in the polarization of the ferroelectric SBT play a key role for both the ferroelectric-polarization-dominated and the trapping-dominated memory windows. Preliminary results on MFIS capacitors and transistors are reviewed, limited retention time has been observed. A closer look at the physics of device operation reveals two major causes of the short retention time: (1) depolarization fields; (2) finite gate leakage current and the associated charge trapping. Here, the origins of these problems are analyzed and practical difficulties in attempting to realize nonvolatile ferroelectric 1-T memory devices are illustrated. Two possible solutions have been proposed to circumvent problems associated with the finite retention time in ferroelectric FETtype memories: (1) memory refreshes as done in the FEDRAM cell, (2) single-crystallize the ferroelectric film.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 830: Symposium D – Materials and Processes for Nonvolatile Memories , 2004 , D2.5
Copyright
Copyright © Materials Research Society 2005

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Masuoka, F., Assano, M. et al. “A new Flash EEPROM cell using triple polysilicon technology”, IEEE IEDM Tech. Dig., pp.464–467 (1984)Google Scholar
[2] Auciello, O., Scott, J. F. and Ramesh, R. “The physics of ferroelectric memories”, Physics Today, pp.2227, July 1998.Google Scholar
[3] Derbenwick, G. F. and Isaacson, A. F. “Ferroelectric memory: on the brink of breaking through”, IEEE Circuits & Devices, pp.20–30, January, 2001.Google Scholar
[4] Yang, B., Lee, S.S. et. al. “Integrated process and reliability for SBT based ferroelectric memories” Journal of semiconductor technology and Science, Vol.1, No.3, Sept. 2001 Google Scholar
[5] Inomata, K. “Present and future of magnetic RAM technology” IEICE TRANSACTIONS ON ELECTRONICS E84C (6), pp.740–746 June 2001 Google Scholar
[6] Lai, S. and Lowrey, T. “OUM – A 180 nm nonvolatile memory cell element technology for stand alone and embedded application” IEEE-IEDM 01–803 (2001)Google Scholar
[7] Ishiwara, H. “Recent progress in FET-type ferroelectric memories” IEEE-IEDM 03–263 (2003)Google Scholar
[8] Broadbridge, C. C., Han, J.-P, et.al. “Microstructure and physical properties of ferroelectric-gate memory capacitors with various buffer layers” 2001 Spring MRS proceeding (2001)Google Scholar
[9] Broadbridge, C. C., Han, J.-P, et. al. “Impact of processing conditions on the microstructural and Physical Characteristics of Ferroelectric-gate Memory Capacitors”, 2001 MRS Fall Meeting, Boston, MA, Nov. 2001 Google Scholar
[10] Han, J.-P., Guo, X., et al, “Buffer layer dependence of memory effects for SrBi2Ta2O9 on Si” Integrated Ferroelectrics, Vol.34(1–4), pp.1505–1512 (2000)Google Scholar
[11] Han, J.-P. and Ma, T.P., “SrBi2Ta2O9 memory capacitor on Si with nitride buffer”, Appl. Phys. Lett., Vol.72(10), pp.1185–1186 (1998)Google Scholar
[12] Han, J.-P., Koo, S. M., Richter, C. A. & Vogel, E. M. “Influence of buffer layer thickness on memory effects of SrBi2Ta2O9/SiN/Si structures” Appl. Phys. Lett. Vol.85 (8), pp.1439–1441 (2004)Google Scholar
[13] Kim, K-H., Han, J.-P., Jung, S.-W. and Ma, T. P., “Ferroelectric DRAM (FEDRAM) FET with metal/ SrBi2Ta2O9/SiN/Si gate structure”, Electron Device Letters, Vol.23, No.2, pp.82–84, Feb. 2002 Google Scholar
[14] Wang, X.W., Ma, T.P. et. al. “Highly reliable silicon-nitride thin-films made by jet vapor-deposition” Jpn. J. Appl. Phys. Part 1 34 (2b), pp.955–958 Feb. 1995 Google Scholar
[15] Fleetwood, D.M., “Border traps in MOS device” IEEE Trans. Nucl. Sci. 39(2), Part 2, pp.269–271 (1992)Google Scholar
[16] Tokumitsu, E., Nakamura, R., and Ishiwara, H., “Nonvolatile memory operations of metal-ferroelecrtic-insulator-semiconductor (MFIS) FET's using PLZT/STO/Si (100) structures,” IEEE Electron Device Letters, Vol.18, No.4, pp.160–162 (1997)Google Scholar
[17] Yamaguchi, T., Koyama, M., Takashima, A., and Takagi, S., “Improvement of memory characteristics of metal-ferroelectrics/insulating Buffer Layer/semiconductor structures by combination of pulsed laser deposited SrBi2Ta2O9 films and ultra-thin SiN buffer layers,” Jpn. J. Appl. Phys., Vol.39, No.4B, pp.2058–2062 (2000)Google Scholar
[18] Ma, T. P. and Han, J.-P. ““Why is nonvolatile ferroelectric memory field-effect transistor still elusive?” Electron Device Letters, Vol.23, No.7 pp.386–388, July, (2002)Google Scholar
[19] Black paper C.T. Black et. al. “Suppression of ferroelectric polarization by an adjustable depolarization field” Appl. Phys. Lett., Vol.71, pp.2041 (1997)Google Scholar
[20] Takahashi, M. et. al. “Analysis and improvement of retention time of memorized state of metal-ferroelectric-insulator-semiconductor structure for ferroelectric gate FET memory” Jpn. J. Appl. Phys. Vol.40, pp.2923–2927, Part1, No.4B, April, 2001 Google Scholar
[21] SIA, The national technology roadmap for semiconductors technology needs: Semiconductor Industry Associations (SIA), 2001.Google Scholar
[22] Lin, A., Hong, X., Wood, V., Verevkin, A. A., Ahn, C.H., McKee, R.A., Walker, F.J., and Specht, E.D., “Epitaxial growth of Pb(Zr0.2Ti0.8)O3 on Si and its nanoscale piezoelectric properties”, Appl. Phys. Lett., Vol.78, pp.2034 (2001)Google Scholar
[23] Gong, W., li, J. F., Chu, X.C., Gui, Z.L., and Li, L.T. “Single-crystal Nb-doped Pb(Zr, Ti)O3 thin films on Nb-doped SrTiO3 wafers with different orientations” Appl. Phys. Lett., Vol.85 (17), pp.3818–3820 (2001)Google Scholar
[24] Ma, T.P. and Han, J-P, “A Ferroelectric Dynamic Random Access Memory” U.S. Patent 6067244 (2000)Google Scholar
[25] Han, J-P. and Ma, T.P. “A capactor-less ferroelectric DRAM cell (FEDRAM)” Integrated Ferroelectrics, Vol.27, No.1–4, pp.1053–1062 (1999)Google Scholar