Hostname: page-component-cd9895bd7-mkpzs Total loading time: 0 Render date: 2024-12-27T01:57:27.417Z Has data issue: false hasContentIssue false

A Comparison of RTO and Furnace Oxides

Published online by Cambridge University Press:  28 February 2011

Marie E. Burnham
Affiliation:
SRDL, Motorola Inc., 5005 E. McDowell, Phoenix AZ.
Ronald N. Legge
Affiliation:
SRDL, Motorola Inc., 5005 E. McDowell, Phoenix AZ.
Jaim Nulman Jaim Nulman
Affiliation:
AG Associates, Borregas, CA., 1325 Borregas Ave., Sunnyvale, CA 94089
Peter L. Fejes
Affiliation:
SRDL, Motorola Inc., 5005 E. McDowell, Phoenix AZ.
James F. Brown
Affiliation:
SRDL, Motorola Inc., 5005 E. McDowell, Phoenix AZ.
Get access

Abstract

The original intent of this study was to compare rapid thermal, thin (80-100Å) gate oxides with standard, furnace-grown, thin gate oxides for endurance. Wafer processing before gate oxide growth was chosen to duplicate processing used ina typical non-volatile memory product. In particular, care was taken to duplipate pre- and post- gate growth processing of field oxide isolated polysilicon capacitors for all wafers in order to eliminate the previous difficulties in comparing oxides when different cleans and processing steps are used.[1] Substrate defects, atypical to this process, were presumably introduced during the initial wafer cleaning and scattered the time-to-breakdown (TTB) values during a constant current stress of these oxides to the point where statistical comparison of TTB averages was dubious. However, for unannealed wafers and for post polysilicon definition heat treatments of 900°C, RTO oxides grown with HCL had the same oxide trapping rate as the furnace oxides grown with TCA and RTO oxides grown in pure O2 had a faster trapping rate. Higher temperature post polysilicon definition heat treatments had different effects. RTO oxides exhibited better yield than the furnace oxides. These results illustrate the differences between RTO and furnace oxidation in the presence of non-ideal wafer substrates.

Type
Research Article
Copyright
Copyright © Materials Research Society 1987

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Moslehi, Mehrdad M., Saraswat, Krishna C., and Shatas, Steven C, “Rapid Thermal Growth of Thin Insulators on Si (Invited),” SPIE 623, 92 (1986).Google Scholar
[2] Nulman, J., Scarpulla, J., Mele, T. and Krusius, J.P., “Electrical Characteristics of Thin Gate Implanted MOS channels grown by Rapid Thermal Processing,” IEEE IEDM Digest, 376 (1985).Google Scholar
[3] Harari, El, “Dielectric Breakdown in Electrically Stressed Thin Films of Thermal SiO2,” J. Appl Phys., 49, 2478 (1978).Google Scholar
[4] Weinberg, Z. A. and Nguyen, T.N., “The Relation Between Positive Charge and Breakdown in Metal-Oxide-Silicon Structures,” J. Appl. Phys. 61, 1947 (1987).Google Scholar
[5] Fejes, P. L., Liaw, H.M., and Frank Secco D'Aragona, “Structural Characterization of Processed Silicon Wafers,” IEEE Trans. on Components, Hybrids, and Manuf. Tech., CHMT-63 (1983).Google Scholar