Skip to main content Accessibility help
×
Hostname: page-component-77c89778f8-swr86 Total loading time: 0 Render date: 2024-07-17T09:47:06.192Z Has data issue: false hasContentIssue false

9 - Digital mm-wave silicon transmitters

Published online by Cambridge University Press:  05 April 2016

Ali M. Niknejad
Affiliation:
University of California, Berkeley
Sorin P. Voinigescu
Affiliation:
University of Toronto
Hossein Hashemi
Affiliation:
University of Southern California
Sanjay Raman
Affiliation:
Virginia Polytechnic Institute and State University
Get access

Summary

Motivation

As tablets and smartphones have become the main drivers for high-data-rate wireless communications, bandwidth demand and energy efficiency have also emerged as major concerns in wired and fiber-optic data-center and last-mile links. Energy consumption is particularly poor in wireless links and typically exceeds 500 pJ/bit. Since the transmit power amplifier in most wireless devices radiates 500 mW or higher, its energy efficiency can be improved significantly by switching it off and on in deep saturation at tens of Gb/s. Additionally, the output power and power consumption of the entire transmitter must be scalable with the data rate and with the link range.

In a conventional transmitter, shown in Fig. 9.1, the in-phase (I) and quadrature-phase (Q) baseband data bits are converted to an analog signal at baseband, filtered, and then up-converted to the RF carrier. This signal is amplified by the PA, which either directly drives the antenna or drives another filter to limit emissions at harmonics of the carrier. The baseband clock is either Nyquist rate or oversampled by a modest factor, depending on how much signal processing (filtering) is performed in the digital domain. The role of the baseband filter is critical in this architecture as it smooths the data transitions, attenuating the spectral images of the signal. The I and Q signals traverse the constellation points of the modulation scheme, and need to be processed appropriately to minimize distortion (which leads to EVM degradation). This single-sideband radio transmitter architecture is versatile, transparent to the modulation scheme, and makes the most efficient use of the available bandwidth. However, for modulation formats that involve different amplitude levels, such as 16QAM and 64QAM, this architecture imposes very stringent linearity constraints on the up-converter and on the entire mm-wave path which are increasingly difficult to satisfy at multi-gigabit per second data rates. Furthermore, once the I and Q signals are combined, most spectrally efficient modulation schemes generate a signal with envelope variation, which requires the power amplifier to be linear. For example, to avoid degradation of the 16QAM signal (e.g. EVM increase and spectral regrowth) the power amplifier is typically backed-off by up to 6 dB from its 1-dB output compression point. Because it exhibits a quadratic efficiency loss with back-off, if a class-A PA is employed the efficiency drops by a factor of 4.

Type
Chapter
Information
Publisher: Cambridge University Press
Print publication year: 2016

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] D. S., McPherson, and S., Lucyszyn, “Vector modulator for W-band software radar techniques,” IEEE Trans. Microwave Theory and Techniques, vol. 49, no. 8, pp. 1451–1461, 2001.Google Scholar
[2] Y.M., Greshishchev, D., Pollex, S.-C., Wang, et al., “A 56 GS/s 6b DAC in 65 nm CMOS with 256×6b memory,” ISSCC Digest of Technical Papers, pp. 194–195, Feb. 2011.Google Scholar
[3] M., Nagatani, H., Nosaka, and K., Sano, et al., “A 60-GS/s 6-bit DAC in 0.5-µm InP HBT technology for optical communications systems,” IEEE CSICS Digest, Oct. 2011.Google Scholar
[4] S. D., Kee, I., Aoki, A., Hajimiri, and D., Rutledge, “The class-E/F family of ZVS switching amplifiers,” IEEE Transactions on Microwave Theory and Techniques, vol. 51, no. 6, pp. 1677–1690, 2003.Google Scholar
[5] H., Chireix, “High power outphasing modulation,” Proc. of the Institute of Radio Engineers, vol. 23, no. 11, pp. 1370–1392, 1935.Google Scholar
[6] A. M., Niknejad, “Integrated EER Proposal,” Bell Labs, Aug. 1997.
[7] A., Kavousian et al., “A digitally modulated polar CMOS power amplifier with a 20-MHz channel bandwidth,” IEEE J. of Solid State Circuits, vol. 43, no. 10, pp. 2251–2258, Oct. 2008.Google Scholar
[8] Lu, Ye, Jiashu, Chen, Lingkai, Kong, et al., “A digitally modulated 2.4 GHz WLAN transmitter with integrated phase path and dynamic load modulation in 65 nm CMOS,” ISSCC, Digest of Technical Papers, pp. 330–331, Feb. 2013.Google Scholar
[9] W., Tai et al. “A transformer-combined 31.5 dBm outphasing power amplifier in 45 nm LP CMOS with dynamic power control for back-off power efficiency enhancement,” IEEE J. of Solid-State Circuits, vol. 47, no. 7, pp. 1646–1658, July 2012.Google Scholar
[10] C., Liang and B., Razavi, “Transmitter linearization by beam forming,” IEEE J. of Solid-State Circuits, vol. 46, no. 9, pp. 1956–1969, 2011.Google Scholar
[11] D., Zhao, S., Kulkarni, and P., Reynaert, “A 60 GHz outphasing transmitter in 40-nm CMOS,” IEEE J. of Solid-State Circuits, vol. 47, no. 12, pp. 3172–3183, 2012.
[12] Chao, Lu, Hua, Wang, C. H., Peng, et al., “A 24.7 dBm all-digital RF transmitter for multimode broadband applications in 40 nm CMOS,” ISSCC Digest of Technical Papers, pp. 332–333, Feb. 2013.Google Scholar
[13] D., Chowdhury, Lu, Ye, E., Alon, and A. M.|Niknejad, “A 2.4 GHz mixed-signal polar power amplifier with low-power integrated filtering in 65 nm CMOS,” Custom Integrated Circuits Conference, pp. 1–4, 2010.Google Scholar
[14] Jri, Lee, Yenlin, Huang, Yentso, Chen, Hsinchia, Lu, and Chiajung, Chang, “A low-power fully integrated 60 GHz transceiver system with OOK modulation and on-board antenna assembly,” ISSCC Digest of Technical Papers, pp. 316–317, Feb. 2009.Google Scholar
[15] N., Ono, M., Motoyoshi, K., Takano, et al., “135 GHz 98 mW 10 Gbps ASK transmitter and receiver chipset in 40 nm CMOS,” Symposium on VLSI Circuits, pp. 50–51, June 2012.Google Scholar
[16] S. P., Voinigescu, A., Tomkins, M.O., Wiklund, and W.W., Walker, “Direct m-ary quadrature amplitude modulation (QAM) modulator operating in saturated power mode,” United States Patent 8, 861, 627.
[17] E., Laskin, M., Khanpour, S. T., Nicolson, et al., “Nanoscale CMOS transceiver design in the 90–170 GHz range,” IEEE Trans. Microwave Theory and Techniques, vol. 57, pp. 3477– 3490, Dec. 2009.Google Scholar
[18] S., Shopov, A., Balteanu, and S. P., Voinigescu, “A 19 dBm, 15 Gbaud/s, 9-bit SOI CMOS power-DAC cell for high-order QAM W-band transmitters,” IEEE ESSCIRC, Sep., 2013.Google Scholar
[19] C., Lee, T., Yao, A., Mangan, et al., “SiGe BiCMOS 65-GHz BPSK transmitter and 30 to 122 GHz LC-varactor VCOs with up to 21% tuning range,” IEEE CSICS Technical Digest, pp. 179–182, Oct. 2004.Google Scholar
[20] A., Tomkins, R.A., Aroca, T., Yamamoto, et al., “A zero-IF 60 GHz 65 nm CMOS transceiver with direct BPSK modulation demonstrating up to 6 Gb/s data rates over a 2 m wireless link,” IEEE J. of Solid-State Circuits, vol. 44, no. 8, pp. 2085–2089, Aug. 2009.Google Scholar
[21] C., Marcu, D., Chowdhury, C., Thakkar, et al., “A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry,” ISSCC Digest of Technical Papers, pp. 314–315, Feb. 2009.Google Scholar
[22] I., Sarkas, S. T., Nicolson, A., Tomkins, et al., “An 18-Gb/s, direct QPSK modulation, SiGe BiCMOS transceiver for last mile links in the 70–80 GHz band,” IEEE J. of Solid-State Circuits, vol. 45, no. 10, pp. 1968–1980, Oct. 2010.Google Scholar
[23] E., Laskin, A., Tomkins, A., Balteanu, I., Sarkas, and S. P., Voinigescu, “A 60-GHz RF IQ DAC transceiver with on-die at-speed loopback,” IEEE RFIC Symposium, Digest of Papers, pp. 57–60, June 2011.Google Scholar
[24] A., Balteanu, P., Schvan, and S. P., Voinigescu, “A 6-bit segmented RZ DAC architecture with up to 50-GHz sampling clock,” IEEE IMS, Montreal, June 2012.Google Scholar
[25] T. O., Dickson, R., Beerkens, and S. P., Voinigescu, “A 2.5-V, 45-Gb/s decision circuit using SiGe BiCMOS logic,” IEEE J. of Solid-State Circuits, vol. 40, no. 4, pp. 994–1003, Apr. 2005.Google Scholar
[26] P., Chevalier, T., Lacave, E., Canderle, et al., “Scaling of SiGe BiCMOS technologies for applications above 100 GHz,” IEEE CSICS Technical Digest, Oct. 2012.Google Scholar
[27] I., Sarkas, A., Balteanu, E., Dacquay, A., Tomkins and S. P., Voinigescu, “A 45-nm CMOS class D mm-wave PA with >10 Vpp differential swing,” ISSCC Technical Digest, pp. 24–25, Feb. 2012.Google Scholar
[28] A., Balteanu, S., Shopov, and S. P., Voinigescu, “A 40 Gbaud/s wireless transmitter with direct amplitude and phase modulation in 45-nm SOI CMOS,” IEEE CSICS, Oct. 2013.
[29] A., Niknejad, D., Chowdhury, J., Chen, J.-D., Park, and L., Ye, “mm-Wave quadrature spatial power combining: a proposal,” Technical Report UCB/EECS-2010-110, U.C. Berkeley, http://www.eecs.berkeley.edu/Pubs/TechRpts/2010/EECS-2010-110.html.
[30] A., Balteanu, I., Sarkas, E., Dacquay, et al., “A 2-bit, 24 dBm, millimeter-wave SOI CMOS power-DAC Cell for watt-level high-efficiency, fully digital m-ary QAM transmitters,” IEEE J. of Solid-State Circuits, vol. 48, no. 5, pp. 1126–1137, May 2013.Google Scholar
[31] M., Tabesh, J., Chen, C., Marcu, et al., “A 65 nm CMOS 4-element sub-34 mW/element 60 GHz phased-array transceiver,” IEEE J. of Solid-State Circuits, vol. 46, pp. 3018–3032, Dec. 2011.Google Scholar
[32] J., Chen, Advanced Architectures for Efficient mm-Wave CMOS Wireless Transmitters, PhD Dissertation, U.C. Berkeley, 2013.
[33] J., Chen, L., Ye, D., Titz, et al., “A digitally modulated mm-wave Cartesian beamforming transmitter with quadrature spatial combining,” ISSCC, Digest of Technical Papers, pp. 232– 233, Feb. 2013.Google Scholar
[34] V., Vidojkovic, G., Mangraviti, K., Khalaf, et al., “A low-power 57-to-66 GHz transceiver in 40 nm LP CMOS with 17 dB EVM at 7 Gb/s,” IEEE ISSCC Technical Digest, pp. 268–270, Feb. 2012.Google Scholar
[35] I., Sarkas, A., Balteanu, E., Dacquay, A., Tomkins and S.P., Voinigescu, “A 45-nm CMOS class D mm-wave PA with 10 Vpp differential swing,” IEEE ISSCC Technnical Digest, pp. 24–25, Feb. 2012.Google Scholar

Save book to Kindle

To save this book to your Kindle, first ensure [email protected] is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about saving to your Kindle.

Note you can select to save to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be saved to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

Available formats
×

Save book to Dropbox

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Dropbox.

Available formats
×

Save book to Google Drive

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Google Drive.

Available formats
×