Published online by Cambridge University Press: 05 December 2024
This chapter presents systems that use a voltage-controlled oscillator in a feedback loop to lock its phase to that of a reference clock. These systems, called phase-locked loops (PLLs), generate the signals used to clock decision circuits and MUX/DEMUX circuits. An introduction to PLLs and the notion of phase comparison starts this chapter. The typical Type II analog PLL is analyzed. Split tuning and details of frequency division are presented. Digital PLLs are now commonplace necessitating an overview. Injection-locked oscillators (ILOs) play an important role as clock buffers and multiphase generators This chapter gives an overview of ILO dynamics covering topics of jitter-tracking bandwidth, lock range and injection strength.
To save this book to your Kindle, first ensure [email protected] is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about saving to your Kindle.
Note you can select to save to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be saved to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.
Find out more about the Kindle Personal Document Service.
To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Dropbox.
To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Google Drive.