Skip to main content Accessibility help
×
Hostname: page-component-cd9895bd7-jn8rn Total loading time: 0 Render date: 2024-12-22T20:12:03.564Z Has data issue: false hasContentIssue false

12 - High-speed digital output drivers with waveshape control

Published online by Cambridge University Press:  05 March 2013

Sorin Voinigescu
Affiliation:
University of Toronto
Get access

Summary

What is a high-speed digital output driver?

High-speed digital output drivers can be regarded as very broadband, DC- or AC-coupled power amplifiers which operate in switching (or limiting) mode and transmit high-speed digital signals off chip to the outside world. In wireline applications, the output signal is sent into a 50Ω transmission line on a board, or to a coaxial cable. In fiber-optic systems, the signal (voltage or current, rather than power) from the output driver modulates the bias current of a laser diode or the bias voltage of an electro-optical modulator. As illustrated in Figure 12.1, the data input is typically differential and operates with signal levels in the 50mVpp to 1.5Vpp range, while the data output can be either differential or single-ended. In some standalone laser or modulator drivers, the data are retimed using an external clock input before being amplified and re-shaped.

Like tuned PAs, high-speed digital output drivers have widely varying requirements and typically impose the toughest demands on semiconductor technologies in terms of breakdown voltage and transistor speed. As a result, linear-mode operation is avoided because it is very costly and very difficult to accommodate.

There has been a growing trend towards introducing flexibility in the shape of the output signal. Control over the output waveform is often needed to overcome imperfections in the response of wireline channels or of optical devices such as lasers and modulators. Initially, because of power consumption constraints and bandwidth requirements, all waveshape control functions were realized with analog techniques.

Type
Chapter
Information
Publisher: Cambridge University Press
Print publication year: 2013

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

Nagatani, M, Nosaka, H, Sano, K, Murata, K, Kurishima, K, and Ida, M, “A 60-GS/s 6-bit DAC in 0.5-μm InP HBT technology for optical communications systems,” IEEE CSICS Digest, in print, October 2011.
Säckinger, E, Broadband Circuits for Optical Fiber Communication, Chapter 8, John Wiley & Sons, 2005.
Narashima, A, Analui, B, Liang, Y, Sleboda, T.J., Abdalla, S, Balmater, E, Gloeckner, S, Guckenberger, D, Harrison, M, Koumans, R.G.M.P., Kucharski, D, Mekis, A, Mirsaidi, S, Song, D, and Pinguet, T, “A fully integrated 4× 10Gb/s DWDM optoelectronic transceiver implemented in a standard 0.13μm CMOS SOI Technology,” IEEE JSSC, 42, pp. 2736–2744, December 2007.Google Scholar
Schow, C. L., Rylyakov, A. V., Lee, B. G., Doany, F. E., Baks, C, John, R. A., and Kash, J. A., Transmitter Pre-Distortion for Simultaneous Improvements in Bit-Rate, Sensitivity, Jitter, and Power Efficiency in 20Gb/s CMOS-driven VCSEL Links, OFC, 2011.
Kromer, C, Sialm, G, Berger, C, Morf, T, Schmatz, M, Ellinger, F, and Erni, D Bona, G-L, “A 100mW 4×10Gb/s transceiver in 80nm CMOS for high-density optical interconnects,” IEEE ISSCC Digest,pp. 334–335, February 2005.
McPherson, D. S., Pera, F, Tazlauanu, M, and Voinigescu, S. P., “A 3V fully differential distributed limiting driver for 40Gb/s optical transmission systems,” IEEE JSSC, 38(9): 1485–1496, 2003.Google Scholar
Möller, M, Meister, T.F., Schmid, R, Rupeter, J, Rest, M, Schöpflin, A and Rein, H.-M., “SiGe retiming high-gain power MUX for directly driving and EAM up to 50 Gbit/s,” Electronics Letts, 34(18): 1782–1784, September 1998.Google Scholar
Joohwa, K and Buckwalter, J. F., “A 40Gb/s optical transceiver front-end in 45nm SOI CMOS technology,” Proceedings of the IEEE CICC, pp. 1–4, San Jose, CA, September 2010.
Wong, T. Y. K., Freundorfer, A. P., Beggs, B. C., and Sitch, J. E., “A 10Gb/s AlGaAs/GaAs HBT high power fully differential limiting distributed amplifier for III-V Mach–Zehnder Modulator,” IEEE JSSC, 31(10):1388–1393, October 1996.Google Scholar
Cao, J, Green, M, Momtaz, A, Vakilian, K, Chung, D, Jen, K.-C., Caresosa, M, Wang, X, Tan, W.-G., Cai, Y, Fujimori, I, and Hairapetian, A, “OC-192 transmitter and receiver in standard 0.18-μm CMOS,” IEEE JSSC, 37(12):1768–1780, December 2002.Google Scholar
Voinigescu, S. P., McPherson, D. S., Pera, F, Szilagyi, S, Tazlauanu, M, and Tran, H, “A comparison of silicon and III-V technology performance and building block implementations for 10 and 40Gb/s optical networking ICs,” Compound Semiconductor Integrated Circuits, pp. 27–58, October 2003.
Kern, A, Chandrakasan, A, and Young, I, “18Gb/s optical IO: VCSEL driver and TIA in 90nm CMOS,” Symposium of VLSI Circuits Digest of Technical Papers, pp. 276–277, June 2007.
Kucharski, D and Kwark, Y, IEEE VLSI Circuits Symposium Digest Kuchta, D, Guckenberger, D, Kornegay, K, Tan, M, Lin, C-K, and Tandon, A, “A 20Gb/s VCSEL Driver with Pre-Emphasis and Regulated Output Impedance in 0.13μm CMOS” IEEE ISSCC Digest, pp. 222–223, February 2005.
Aroca, R. A., Schvan, P, and Voinigescu, S. P., “A 2.4Vpp, 60Gb/s, mm-Wave DAC-based CMOS driver with adjustable amplitude and peaking frequency,” IEEE JSSC, 46: 2226–2239, October 2011.Google Scholar
Shakiba, M. H. “A 2.5Gbps adaptive cable equalizer,” IEEE ISSCC Digest, pp. 396–397, February 1999.
Balteanu, A and Voinigescu, S. P., “A cable equalizer with 31dB of adjustable peaking at 52GHz,” IEEE BCTM Digest, Capri, Italy, pp. 154−157, October 2009.
Aroca, R. A. and Voinigescu, S. P., “A large swing, 40Gb/s SiGe BiCMOS driver with adjustable pre-emphasis for data transmission over 75Ω coaxial cable,” IEEE JSSC, 43(10): 2177–2186, October 2008.Google Scholar
Schvan, P, Pollex, D, and Bellingrath, T, “A 22 GS/s 6b DAC with integrated digital ramp generator,” IEEE ISSCC Digest, pp. 122–123, February, 2005.
Greshishchev, Y. M., Pollex, D, Wang, S.-C., Besson, M, Flemeke, P, Szilagyi, S, Aguirre, J, Falt, C, Ben-Hamida, N, Gibbins, R, and Schvan, P, “A 56GS/s 6b DAC in 65nm CMOS with 256×6b memory,” IEEE ISSCC Digest, pp. 194–195, February 2011.
Bālteanu, A, Schvan, P, and Voinigescu, S. P, “6-bit Segmented RZ DAC Architecture with up to 50-GHz Sampling Clock,” IEEE IMS Digest, June, 2012.

Save book to Kindle

To save this book to your Kindle, first ensure [email protected] is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about saving to your Kindle.

Note you can select to save to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be saved to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

Available formats
×

Save book to Dropbox

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Dropbox.

Available formats
×

Save book to Google Drive

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Google Drive.

Available formats
×