Challenges and emerging trends of DSP-enabled frequency synthesizers

doi:10.1017/CBO9781316156148.005

4 - Challenges and emerging trends of DSP-enabled frequency synthesizers

Published online by Cambridge University Press: 05 August 2015

Mike Shuo-Wei Chen

Edited by

Xicheng Jiang

Show author details

Mike Shuo-Wei Chen: Affiliation:
University of Southern California, Los Angeles, California, USA
Xicheng Jiang: Affiliation:
Broadcom, Irvine

Book contents

Get access

Summary

Introduction

Frequency synthesizers are pervasively utilized in almost every electronic system for generation of the well-defined clock frequencies of interest. For instance, in the modern wireless transceiver, a phase-locked loop (PLL) is commonly used to generate RF frequencies to up-convert and down-convert the analog signal. On the baseband side, the mixed-signal circuit, such as switched-capacitor filters, as well as digital VLSI also require PLLs to synthesize various clock domains. Moreover, the trend of future electronic design will continue to integrate more functionality, support multiple standards, and multi-channels in a system-on-chip (SoC) platform, which will inevitably increase the number of frequency synthesizers for various analog and digital circuit blocks. As a result, minimizing the power and area consumption of a frequency synthesizer becomes increasingly critical, or it can become the dominant cost factor in the overall system.

This system trend has been driving PLL design towards more reconfigurability, wider tuning range and lower cost. The digitally-assisted PLL design concept becomes a natural consequence of this trend, as the flexibility offered via digital means is always appealing. Conventionally, the frequency synthesizer is implemented using an analog approach, i.e., the charge-pump PLL, as shown in Figure 4.1(a). The basic operation of this type of PLL has been well documented in textbooks and the literature [1, 2]. In brief, it processes the phase information in the analog domain via a phase frequency detector and a charge-pump circuit, so that the phase difference turns into current pulses. This current signal is then converted into voltage form via the analog loop filter, which typically consists of capacitor and resistor array. Some degree of digitally-assisted concept was adopted for this type of PLL, mainly to digitally reconfigure the analog loop filter and voltage-controlled oscillator (VCO). For example, the PLL may be required to support different PLL loop bandwidths and/or a wide VCO tuning range. The digitally switched capacitor or resistor bank is a common choice to support this kind of operation. While this analog PLL topology has been widely adopted and proven in both the literature and commercial products, it presents a challenge to scale with technology. The analog loop filter is typically composed of bulky passive components whose values are determined by the desirable PLL loop bandwidth, and cannot be arbitrarily reduced.

Type: Chapter
Information: Digitally-Assisted Analog and Analog-Assisted Digital IC Design , pp. 98 - 134

DOI: https://doi.org/10.1017/CBO9781316156148.005 [Opens in a new window]

Publisher: Cambridge University Press

Print publication year: 2015

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Book purchase

Temporarily unavailable

References

[1] Razavi, B., Ed. Phase-Locking in High-Performance Systems: From Devices to Architectures. Wiley-IEEE Press, 2003.CrossRef Google Scholar

[2] Best, R., Phase-Locked Loops: Design, Simulation, and Applications. McGraw-Hill Professional, 2003.Google Scholar

[3] Lin, J., Haroun, B., Foo, T., et al., “A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process,” in Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, vol. 1, pp. 488–541, 2004.Google Scholar

[4] Staszewski, R. B., Muhammad, K., Leipold, D., et al., “All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS,” Solid-State Circuits, IEEE Journal Of, vol. 39, pp. 2278–2291, 2004.CrossRef Google Scholar

[5] Borremans, J., Vengattaramane, K., Giannini, V. and Craninckx, J., “A 86MHz-to-12GHz digital-intensive phase-modulated fractional-N PLL using a 15pJ/Shot 5ps TDC in 40nm digital CMOS.” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 480–481, 2010.

[6] Chang, H.-H., Wang, P.-Y., Zhan, J.-C. and Hsieh, B.-Y., “A fractional spur-free ADPLL with loop-gain calibration and phase-noise cancellation for GSM/GPRS/EDGE,” in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp. 200–606, 2008.

[7] Pamarti, S. and Galton, I., “Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs,” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions On, vol. 50, pp. 829–838, 2003.Google Scholar

[8] Hsu, C.-M., Straayer, M. Z. and Perrott, M. H., “A low-noise, wide-BW 3.6GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation,” in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp. 340–617, 2008.

[9] Staszewski, R., Staszewski, R. B., Jung, T., et al., “Software assisted digital RF processor (DRP™) for single-chip GSM radio in 90 nm CMOS,” Solid-State Circuits, IEEE Journal Of, vol. 45, pp. 276–288, 2010.CrossRef Google Scholar

[10] Chen, M. S., Su, D. and Mehta, S., “A calibration-free 800MHz fractional-N digital PLL with embedded TDC,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2010 IEEE International, pp. 472–473, 2010.

[11] Pavlovic, N. and Bergervoet, J., “A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2011 IEEE International, pp. 54–56, 2011.

[12] Tasca, D., Zanuso, M., Marzin, G., Levantino, S., Samori, C. and Lacaita, A. L., “A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2011 IEEE International, pp. 88–90, 2011.

[13] Nonis, R., Grollitsch, W., Santa, T., Cherniak, D. and Dalt, N.Da, “A 2.4psrms-jitter digital PLL with multi-output bang-bang phase detector and phase-interpolator-based fractional-N divider,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2013 IEEE International, pp. 356–357, 2013.

[14] Tierno, J. A., Rylyakov, A. V. and Friedman, D. J., “A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI,” Solid-State Circuits, IEEE Journal Of, vol. 43, pp. 42–51, 2008.CrossRef Google Scholar

[15] Rylyakov, A., Tierno, J., Ainspan, H., et al., “Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications,” in Solid-State Circuits Conference – Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pp. 94–95,95a, 2009.

[16] August, N., Lee, H., Vandepas, M. and Parker, R., “A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2012 IEEE International, pp. 246–248, 2012.

[17] Wang, P.-Y., Zhan, J.-C., Chang, H.-H. and Chang, H.-S., “A digital intensive fractional-N PLL and all-digital self-calibration schemes, Solid-State Circuits, IEEE Journal Of, vol. 44, pp. 2182–2192, 2009.CrossRef Google Scholar

[18] Lee, T. H.. The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 2003.CrossRef Google Scholar

[19] Razavi, B.. RF Microelectronics. Prentice Hall, 1997.Google Scholar

[20] Staszewski, R. B., Waheed, K., Vemulapalli, S., et al., “Spur-free all-digital PLL in 65nm for mobile phones,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2011 IEEE International, pp. 52–54, 2011.

[21] Chang, H.-H., Wang, P., Zhan, J.-C. and Hsieh, B.-Y., “A fractional spur-free ADPLL with loop-gain calibration and phase-noise cancellation for GSM/GPRS/EDGE,” in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp. 200–606, 2008.

[22] Grollitsch, W., Nonis, R. and Dalt, N.Da, “A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65nm CMOS,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2010 IEEE International, pp. 478–479, 2010.

[23] Tokairin, T., Okada, M., Kitsunezuka, M., Maeda, T. and Fukaishi, M., “A 2.1-to-2.8GHz all-digital frequency synthesizer with a time-windowed TDC,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2010 IEEE International, pp. 470–471, 2010.

[24] Lee, M., Heidari, M. E. and Abidi, A. A., “A low noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolution,” in VLSI Circuits, 2008 IEEE Symposium on, pp. 112–113, 2008.

[25] Abidi, A. A., “Phase noise and jitter in CMOS ring oscillators,” Solid-State Circuits, IEEE Journal Of, vol. 41, pp. 1803–1816, 2006.CrossRef Google Scholar

[26] Sharma, P. K. and Chen, M. S., “A 6b 800MS/s 3.62mW Nyquist AC-coupled VCO-based ADC in 65nm CMOS,” in Custom Integrated Circuits Conference (CICC). 2013 IEEE, pp. 1–4, 2013.

[27] Takinami, K., Strandberg, R., Liang, P. C. P., Mercey, G. L. G.de, Wong, T. and Hassibi, M., “A rotary-traveling-wave-oscillator-based all-digital PLL with a 32-phase embedded phase-to-digital converter in 65nm CMOS,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2011 IEEE International, pp. 100–102, 2011.

[28] Ho, C.-R. and Chen, M. S., “A fractional-N DPLL with adaptive spur cancellation and calibration-free injection-locked TDC in 65nm CMOS,” in Radio Frequency Integrated Circuits Symposium. 2014 IEEE, pp. 97–100, 2014.

[29] Opteynde, F., “A 40nm CMOS all-digital fractional-N synthesizer without requiring calibration,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2012 IEEE International, pp. 346–347, 2012.

[30] Crossley, J., Naviasky, E. and Alon, E., “An energy-efficient ring-oscillator digital PLL,” in Custom Integrated Circuits Conference (CICC). 2010 IEEE, pp. 1–4, 2010.

[31] Ferriss, M., Rylyakov, A., Tierno, J. A., Ainspan, H. and Friedman, D. J., “A 28 GHz Hybrid PLL in 32 nm SOI CMOS,” Solid-State Circuits, IEEE Journal Of, vol. 49, pp. 1027–1035, 2014.CrossRef Google Scholar

[32] Weltin-Wu, C., Temporiti, E., Baldi, D., Cusmai, M. and Svelto, F., “A 3.5GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2010 IEEE International, pp. 468–469, 2010.

[33] Elshazly, A., Inti, R., Yin, W., Young, B. and Hanumolu, P. K., “A 0.4-to-3GHz digital PLL with supply-noise cancellation using deterministic background calibration,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 2011 IEEE International, pp. 92–94, 2011.

[34] Bult, K., Buchwald, A. and Laskowski, J., “A 170 mW 10 b 50 Msample/s CMOS ADC in 1 mm/sup 2/,” in Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC. 1997 IEEE International, pp. 136–137, 1997.