Hostname: page-component-586b7cd67f-vdxz6 Total loading time: 0 Render date: 2024-11-25T15:53:55.313Z Has data issue: false hasContentIssue false
  • English
  • Français

Yield Improvement via minimization of step height non-uniformity in Chemical Mechanical Planarization (CMP)

Published online by Cambridge University Press:  01 February 2011

Muthukkumar Kadavasal ,
Sutee Eamkajornsiri ,
Abhijit Chandra  and
Ashraf F. Bastawros
Muthukkumar Kadavasal
Affiliation:
Mechanical Engineering
Sutee Eamkajornsiri
Affiliation:
Industrial and Systems Engineering
Abhijit Chandra
Affiliation:
Mechanical Engineering Aerospace Engineering
Ashraf F. Bastawros
Affiliation:
Mechanical Engineering Aerospace Engineering
Get access

Abstract

Obtaining local and global planarity is one of the prime criteria in dielectric and metal planarizations. Although Chemical Mechanical Planarization (CMP) helps us achieve this criterion in constant pattern density surfaces, the same is not true for variable pattern density surfaces this results in formation of global step heights across the die. This paper provides a pressure open loop control algorithms for obtaining planarity across a die containing variations in pattern densities. Based on the variation of pattern density and surface heights across the die, the surfaces are separated into zones and the pressure is varied spatially and/or temporally to obtain uniform surface heights, with enhanced step height uniformity. One of the algorithms looks ahead and recalculates/modifies the pressure values by identifying the step heights that could be formed after a specified time step. The final surface predictions have improved uniformity on the upper surface as well as on the step heights across the entire die. The simulation would help us track the polishing process for each time step and guide us with the optimized pressure values that can be applied in order to an uniform final surface evolution.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 867: Symposium W – Chemical-Mechanical Planarization-Integration, Technology and Reliability , 2005 , W5.2
Copyright
Copyright © Materials Research Society 2005

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Li, S.H., Miller, R.O., “Chemical Mechanical Polishing in Silicon Processing,” Semiconductors and semimetals, Vol 63, Academic press, 2000 Google Scholar
[2] Steigerwald, J.M., Murarka, S.P., Gutmann, R.J., “Chemical Mechanical Planarization of Microelectronic materials,” John Wiley & Sons Pub., New York, 1997.Google Scholar
[3] Sivaram, S., Bath, H., Leggett, R., Maury, A., Monning, K., R., “Interlevel Dielectrics by Chemical-Mechanical Polishing,” Solid 91, May 1992.Google Scholar
[4] Patrick, W. J., Guthrie, W. L., Standley, C. L., Schiable, P. M., “Application Chemical Mechanical Polishing to the Fabrication of VLSI Circuit Interconnections,” Electrochem. Soc., Vol. 138, No. 6, pp. 1778–1784, June 1991.Google Scholar
[5] Kaanta, C.W., Bombardier, S.G., Cote, W.J., Hill, W.R., Kerzkowski, G., Landis, H.S., Poindexter, D.J., Pollard, C.W., Ross, G.H., Ryan, J.G, Wolff, S., Cronin, J.R., “Dual damascene: a ULSI wiring technology,” proc. VMIC conf., pp 144–152, 1991.Google Scholar
[6] Kranenberg, H., Woerlee, P.H., “Influence of overpolish time on the performance of W damascene technology,” J. Electrochem, Soc., vol. 145, no. 4, pp 1285–1291, 1998.Google Scholar
[7] Cook, L. M., “Chemical processes in glass polishing,” J. Non-Crystalline Solids, vol. 120, pp. 152–171, 1990.Google Scholar
[8] Ouma, D.O, “Modeling of Chemical Mechanical Polishing for Dielectric Planarization,” PhD thesis, MIT, 1998.Google Scholar
[9] Stine, B., Mehrotra, V., Boning, D., Chung, J., Ciplickas, D., “A Simulation Methodology for Assessing the Impact of Spatial/Pattern Dependent Interconnect Parameter Variation on Circuit Performance,” IEDM Tech, Digest, pp. 133–136, 1997.Google Scholar
[10] Fu, G., Chandra, A., “An analytical dishing and step height reduction model for CMP”, IEEE Trans. on Semiconductor Manufacturing, vol 16, pp. 477–485, 2003.Google Scholar
[11] Stavreva, Z., Zeidler, D., Plotner, M., Drescher, K., “Influence of process parameters on Chemical Mechanical Polishing of Copper,” Microelectronic engineering, vol. 37-38, pp. 142–149, 1997.Google Scholar