Hostname: page-component-77c89778f8-swr86 Total loading time: 0 Render date: 2024-07-19T10:23:54.541Z Has data issue: false hasContentIssue false

Ultra-Shallow Raised P+N Junctions with Self-Aligned Titanium Silicide Contacts formed by Boron Outdiffusion from Selectively Deposited Silicon Epitaxial Layers

Published online by Cambridge University Press:  15 February 2011

H. T. Shih
Affiliation:
North Carolina State University Department of Electrical and Computer Engineering Box 7911, Raleigh, NC 27695–7911
K. E. Violette
Affiliation:
North Carolina State University Department of Electrical and Computer Engineering Box 7911, Raleigh, NC 27695–7911
M. C. Öztürk
Affiliation:
North Carolina State University Department of Electrical and Computer Engineering Box 7911, Raleigh, NC 27695–7911
Get access

Abstract

In this study, we have fabricated ultra-shallow p+n junctions by boron outdiffusion from selectively deposited Si epitaxial layers. The undoped layers (900 – 1000 Å) were selectively deposited on active areas in a UHV-RTCVD reactor using Si2H6 and Cl2 at 800°C and at a total pressure less than 30 mTorr. Junctions were formed by BF2 ion-implantation into epitaxial layers with and without Ge preamorphization followed by RTA at 1000°C and 1050°C for 10 s in Ar. Junction depths ranging from 400 Å to 700 Å were formed at a background concentration of l×1016 cm−3. Abrupt boron profiles with epitaxy/substrate interface concentrations on the order of 1020 cm-3 were formed. Self-aligned TiSi2 was formed at four different thicknesses by evaporating 100, 200, 300 or 400 Å thick Ti followed by a two-step RTA cycle with a selective etch between to remove the unreacted Ti on Si02. Our results show that raised junctions with a Ti thickness of 400 Å (corresponding to a TiSi2 thickness over 900 Å and consumption of the entire epitaxial layer) exhibit a reverse leakage of less than 10 pA for a device area of 800×800 μm2. This corresponds to areal and peripheral leakage current densities of 67 pA/cm2 and 4 pA/cm. Therefore, thick silicide layers can be used on raised junctions reducing the junction sheet resistance and eliminating the possibility of silicide agglomeration. Furthermore, implantation damage in substrate is eliminated by confining the implant into the raised region which is later consumed during silicide formation.

Type
Research Article
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Nicolet, M. A. and Liu, S. S., in VLSI Electronics: Microstructure Science, Vol.6, edited by Einspruch, N. G. and Larrabee, G. B., Chap. 6, p. 329 (Academic, NY, 1983).Google Scholar
2. Maex, K., Hobbs, L. P. and Eichhammer, W., Proc. 3rd Symp. on ULSI Science and Technology, Eds. Andrews, J. M. and Cellar, G. K., The Electrochemical Soc., 91–11, p. 254 (1991).Google Scholar
3. Liu, C. Y., Sung, J. J., Liu, R., Tsai, N. S., Singh, R., Hillenius, S. J. and Kirsch, H. C., IEEE Trans. Electron Devices, ED-38, No. 2, p. 246 (1987).Google Scholar
4. Van den hove, L. and Dekeersmaecker, R. F., “Silicidation by Rapid Thermal Processing.” in Reduced Thermal Processing for VLSI, Ed. Levy, R. A., Plenum Press, New York (1989).Google Scholar
5. Rodder, M. and Yeakley, D., IEEE Electron Device Lett. Vol.12, No. 3, p. 89 (1991).Google Scholar
6. Wong, S. S., Bradbury, D. R., Chen, D. C., and Chiu, K. Y., in IEDM Tech. Dig., p. 634 (1984).Google Scholar
7. Shibata, H., Suizu, Y., Samata, S. S., Matsuno, T., and Hashimoto, K., in IEDM Tech. Dig., p. 590 (1987).Google Scholar
8. Pfiester, J. R., Sivan, R. D., Liaw, H. M., Seelbach, C. A., and Gunderson, C. D., IEEE Electron Device Lett. Vol.11, No. 9, p. 365 (1990).Google Scholar
9. Georgiou, G. E., Eshraghi, S. A., Ha, N.T., Nakahara, S., and Liu, R., J. Electrochem. Soc., Vol. 139, No. 12, p. 3644 (1992).Google Scholar
10. Öztürk, M. C., Wortman, J. J., Osburn, C. M., Ajmera, A., Rozgonyi, G. A., Frey, E., Chu, W. K., and Lee, C., IEEE Trans. Electron Devices, ED-35, No. 5, p. 659 (1988).Google Scholar
11. Öztürk, M. C. and Wortman, J. J., Appl. Phys. Lett. Vol.52, No. 4, p. 281 (1988).Google Scholar
12. Hong, S. N., Ruggles, G. A., Wortman, J. J., and Öztürk, M. C., IEEE Trans. Electron Devices, ED-38, No. 3, p. 476 (1991).Google Scholar