Hostname: page-component-586b7cd67f-r5fsc Total loading time: 0 Render date: 2024-11-23T00:30:57.127Z Has data issue: false hasContentIssue false

Thermal Oxidation of Cu Interconnects Capped with CoWP

Published online by Cambridge University Press:  01 February 2011

J. Gambino
Affiliation:
IBM Microelectronics, 1000 River Street, Essex Junction, VT, 05452
S. Smith
Affiliation:
IBM Microelectronics, 1000 River Street, Essex Junction, VT, 05452
S. Mongeon
Affiliation:
IBM Microelectronics, 1000 River Street, Essex Junction, VT, 05452
D. Meatyard
Affiliation:
IBM Microelectronics, 1000 River Street, Essex Junction, VT, 05452
F. Chen
Affiliation:
IBM Microelectronics, 1000 River Street, Essex Junction, VT, 05452
P. DeHaven
Affiliation:
IBM Microelectronics, 1000 River Street, Essex Junction, VT, 05452
Get access

Abstract

The thermal oxidation of Cu interconnects, at 350°C in air, has been studied as a function of thickness of a CoWP capping layer. For thin CoWP layers (25 nm), a thick oxide layer (200 nm) is formed which is mainly composed of Cu20. For thick CoWP layers (50 nm), the oxide layer is much thinner (36 nm) and is mainly composed of CoO. For both CoWP thicknesses, depletion of the underlying Cu is often observed after oxidation and whisker growth is often observed on the surface. The results are consistent with an oxidation mechanism where metal is the dominant diffusing species. For thin CoWP layers, Cu diffuses more quickly to the surface than Co, and therefore mainly Cu oxides are formed. For thick CoWP layers, the Cu diffusion to the surface is greatly reduced, and as a result, mainly Co oxides are formed. These results indicate that CoWP is not a good barrier for thermal oxidation, so high temperature exposure to oxidizing ambients must be minimized during processing of integrated circuits where CoWP is used instead of a dielectric barrier.

Type
Research Article
Copyright
Copyright © Materials Research Society 2005

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Edelstein, D., Heidenreich, J., Goldblatt, R., Cote, W., Uzoh, C., Lustig, N., Roper, P., McDevitt, T., Motsiff, W., Simon, A., Dukovic, J., Wachnik, R., Rathore, H., Schulz, R., Su, L., Luce, S., Slattery, J., IEDM Proc., 1997, p. 773.Google Scholar
2. Hayashi, Y., IITC Proc., 2002, p. 145.Google Scholar
3. Rhee, S.H.et al., Appl. Phys. Lett., 83, 2644 (2003).Google Scholar
4. Ko, T., Chang, C.L., Chou, S.W., Lin, M.W., Lin, C.J., Shih, C.H., Su, H.W., Tsai, M.H., Shue, W.S., Liang, M.S., VLSI Symp. Proc., 2003, p. 109.Google Scholar
5. Kohn, A., Eizenberg, M., Shacham-Diamond, Y., Sverdlov, Y., Mater. Sci. Eng. A, 302, 18 (2001).Google Scholar
6. Hu, C.K., Gignac, L., Rosenberg, R., Liniger, E., Rubino, J., Sambucetti, C., Stamper, A., Domenicucci, A., Chen, X., Microelec. Eng., 70, 406 (2003).Google Scholar
7. Zhu, Y., Mimura, K., Isshiki, M., Mater. Trans., 43, 2173 (2002).Google Scholar
8. Hu, Y.Z., Sharangpani, R., Tay, S.P., J. Electrochem. Soc., 148, G669 (2001).Google Scholar
9. Zhang, Z.L., Xiao, Z.G., Tu, G.W., Thin Sol. Films, 286, 295 (1996).Google Scholar
10. McIntyre, N.S., Johnston, D.D., Coatsworth, L.L., Davidson, R.D., Brown, J.R., Surf. Interface Analysis, 15, 265, (1990).Google Scholar
11. Stamper, A.K., Adams, C., Chen, X., Christiansen, C., Cooney, E., Cote, W., Gambino, J., Gill, J., Luce, S., McDevitt, T., Porth, B., Spooner, T., Winslow, A., Wistrom, R., AMC 2002 Proc., MRS, 2003, p. 485.Google Scholar
12. Nicolet, M.A., Lau, S.S., in VLSI Microelectronics Science, vol. 6, Ed. Einspruch, N.G. and Larrabee, G.B., Academic Press, NY, 1983, p. 329. B6.11.6Google Scholar