Hostname: page-component-586b7cd67f-r5fsc Total loading time: 0 Render date: 2024-11-29T07:38:47.190Z Has data issue: false hasContentIssue false
  • English
  • Français

A Study on STI and Damascene CMP using Chip Level Simulation

Published online by Cambridge University Press:  18 March 2011

Kyung-Hyun Kim ,
Yoo-Hyon Kim ,
Kwang-Bok Kim ,
Chang-Ki Hong  and
Moon-Hyun Yoo
Kyung-Hyun Kim
Affiliation:
Process Development Team
Yoo-Hyon Kim
Affiliation:
CAE, Semi. R&D Center, Samsung Electronics Co., Ltd. San#24 Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyungki-Do, KOREA Tel: 82-2-760-5289, Fax: 82-2-760-6120, E-mail: [email protected]
Kwang-Bok Kim
Affiliation:
Process Development Team
Chang-Ki Hong
Affiliation:
Process Development Team
Moon-Hyun Yoo
Affiliation:
CAE, Semi. R&D Center, Samsung Electronics Co., Ltd. San#24 Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyungki-Do, KOREA Tel: 82-2-760-5289, Fax: 82-2-760-6120, E-mail: [email protected]
Get access

Abstract

Simulation of chemical-mechanical polishing is important because the chip-level planarity are difficult to control. The simulator has been developed for predicting and optimizing the thickness distribution after the STI and damascene CMP as well as ILD CMP using chip-level pattern density, elastic spring model and erosion model. In this study, the results of CMP simulation is shown to agree well with the measured data. The simulator can be used to optimize CMP process conditions and to generate design rules for filling dummy patterns which are used to improve the planarity and uniformity.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 671: Symposium M – Chemical-Mechanical Polishing 2001–Advances and Future Challenges , 2001 , M3.7
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Tung, T., Proc. SYSPAD Conf., pp65–68 (1997)Google Scholar
2. Stine, B.E. et al., Proc. CMP-MIC Conf., pp.266–273, Feb. (1997)Google Scholar
3. Kim, Y.H. et al., Proc. SISPAD Conf., pp.123–126, (2000)Google Scholar
4. Grillaert, J. et al., Proc. CMP-MIC Conf., pp.79–86, Feb. (1998)Google Scholar
5. Kim, K.H. et al., Proc. MRS Conf., pp33–42, vol.566 (1999)10.1557/PROC-566-33Google Scholar
6. Stein, B.E. et al., IEEE Trans. On Semi. Manuf., Vol.11, No.1, pp.129–140, Feb. (1998)10.1109/66.661292Google Scholar
7. Ouma, D.O. et al., Proc. CMP-MIC Conf., pp.20–27, Feb. (1998)Google Scholar
8. Chen, D. et al., Journal of Electrochemical Society, Vol.146, No.2, pp744–748 (1999)10.1149/1.1391674Google Scholar