Hostname: page-component-586b7cd67f-dlnhk Total loading time: 0 Render date: 2024-11-29T09:41:39.548Z Has data issue: false hasContentIssue false
  • English
  • Français

Stress Simulation in Area Array Packaging

Published online by Cambridge University Press:  10 February 2011

Steven Groothuis ,
Nick Hassanzadeh  and
Les Stark
Steven Groothuis
Affiliation:
Texas Instruments, Incorporated,Mail Station 477,13532 North Central Expressway,Dallas, TX 75243, (972) 995–2268, E‐mail: [email protected]
Nick Hassanzadeh
Affiliation:
Texas Instruments, Incorporated,Mail Station 477,13532 North Central Expressway,Dallas, TX 75243, (972) 995–2268, E‐mail: [email protected]
Les Stark
Affiliation:
Texas Instruments, Incorporated,Mail Station 477,13532 North Central Expressway,Dallas, TX 75243, (972) 995–2268, E‐mail: [email protected]
Get access

Abstract

An abstract is not available for this content so a preview has been provided. Please use the Get access link above for information on how to access this content.
Image of the first page of this content. For PDF version, please use the ‘Save PDF’ preceeding this image.'
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 445: Electronic Packaging Materials Science IX , 1996 , 283
Copyright
Copyright © Materials Research Society 1997

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

Baba, S., et al. “Molded Chip Scale Package for High Pin Count,” Proc. 46th IEEE Electronic Components and Technology Conference. 1996, pp.1251–1257.Google Scholar
Clech, J.‐P., et al. , “A Comprehensive Surface Mount Reliability (CSMR) Model Covering Several Generations of Assembly Technology,” Proc. 43rd IEEE Electronic Components and Technology Conference. 1993, pp. 62–70.Google Scholar
Clech, J.‐P., et al. , “Surface Mount Assembly Failure Statistics and Failure Free Times,” Proc. 44th IEEE Electronic Components and Technology Conference, 1994.Google Scholar
Darveaux, R., “Crack Initiation and Growth in the Surface Mount Solder Joints,” International Society of Hybrid Microelectronics Proceedings 1993, pp. 86–97.Google Scholar
Di Giacomo, G. “Effect of Mini‐cycles on the Solder Joints Fatigue Behavior as a Result of their Superimposition on Main Cycles,” International Society of Hybrid Microelectronics Proceedings. 1996, pp. 302–307.Google Scholar
Groothuis, S., and Heinen, K.G., “Mold Compounds : Linking Material Science and IC Package Reliability,” Materials Research Society Proc. (Electronic Packaging Materials Science VIII). Vol. 390, 1995, pp. 77–88.Google Scholar
Hertzberg, R.W. Deformation and Fracture Mechanics of Engineering Materials. 3rd ed., New York. Wiley & Sons, 1989.Google Scholar
Iannuzzelli, R., et al. “Application of Integrated Matrix Creep of Solder Joint Reliability Prediction,” 1995 ASME Congress & Exposition Publication 95‐WA/EEP‐2. 1995, pp. 1–16.Google Scholar
Jones, W.K., et al. “The At‐Temperature Mechanical Properties of Lead‐Tin Based Alloys,”, “International Society of Hybrid Microelectronics Proceedings 1996, pp. 322–327.Google Scholar
Lau, J.H., ‘Thermal Fatigue Life Prediction of Flip Chip Solder Joints by Fracture Mechanics Method,” International Journal of Engineering Fracture Mechanics 1993, pp.642–654.Google Scholar
Karnezos, M., et al. “Flex Tape Ball Grid Array,” Proc. 46th IEEE Electronic Components and Technology Conference 1996, pp.1271–1277.Google Scholar
Katchmar, R., et al. “Factors Influencing Fatigue Life of Area‐Array Solder Joints,”, “International Society of Hybrid Microelectronics Proceedings 1996, pp. 551–556.Google Scholar
Mawer, A., and Darveaux, R. “Calculation of Thermal Cycling and Application Fatigue Life of Plastic Ball Grid Array (PBGA) Package,” Proc. International Electronic Packaging Society Proceedings, 1993.Google Scholar
Subrahmanyan, R., “A Damage Integral Approach for Low‐Cycle Isothermal and Thermal Fatigue,” Ph.D. thesis, Cornell University, 1990.Google Scholar
Winter, P.R. and Wallach, E.R. “Microstructural Modelling and Electronic Interconnect Reliability,” International Society of Hybrid Microelectronics Proceedings. 1996, pp. 34–39.Google Scholar