Hostname: page-component-586b7cd67f-l7hp2 Total loading time: 0 Render date: 2024-11-25T18:04:22.087Z Has data issue: false hasContentIssue false

Realization of Hybrid Silicon core/silicon Nitride Shell Nanodots by LPCVD for NVM Application

Published online by Cambridge University Press:  01 February 2011

Jean Philippe Colonna
Affiliation:
[email protected], CEA-LETI MINATEC, DPTS, 17 av des Martyrs, 38054 GRENOBLE cedex 9, FRANCE, GRENOBLE, N/A, France
Gabriel Molas
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Marc W Gely
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Marc Bocquet
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Eric Jalaguier
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Barbara De Slavo
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Helen Grampeix
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Pierre Brianceau
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Karim Yckache
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Anne-Marie Papon
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Geoffroy Auvert
Affiliation:
[email protected], CEA-Léti MINATEC, 17, Avenue des Martyrs, grenoble, 38054, France
Corrado Bongiorno
Affiliation:
[email protected], IMM CNR, Stradale Primosole,50, Catania, 95121, Italy
Salvatore Lombardo
Affiliation:
[email protected], IMM CNR, Stradale Primosole,50, Catania, 95121, Italy
Get access

Abstract

We present the realization of hybrid silicon core/silicon nitride shell nanodots by Low Pressure Chemical Vapor Deposition (LPCVD) and their application as floating gate in Non Volatile Memory (NVM) devices. The LPCVD process includes three steps: nucleation using SiH4, selective growth of the silicon nuclei using SiH2Cl2 and finally selective growth of silicon nitride using a mixture of SiH2Cl2 and NH3 around the silicon dot. The two first steps have already been described in literature. We will therefore focus on the selective growth of a nitride layer on silicon dots. Morphological characterization using Scanning Electron Microscopy (SEM) allows control over dots size – 5 to 10nm – and density – up to 1E12/cm2. High Resolution Transmission Electron Microscopy (HRTEM) shows a crystalline silicon core and an outer shell of amorphous silicon nitride. Energy Filtered TEM pictures confirm that the nitride layer is deposited only around the silicon dots and not on the oxide. Oxidation resistance of the silicon nitride shell is also investigated. A 2nm thick silicon nitride layer is an efficient barrier to an oxidation at 800°C in dry oxygen for 5 minutes. We thus have a very thin high quality stoechiometric nitride layer. Such a high quality nitride film can only be achieved using in-situ deposition i.e. on an oxide-free silicon surface. Finally, hybrid Si/SiN nanodots are integrated in a single memory cell with high-K interpoly dielectric. Electrical results show large threshold voltage shift of 6V. The use of silicon nitride shells on the silicon dots has therefore two main advantages: it provides both oxidation resistance and charge storage enhancement.

Type
Research Article
Copyright
Copyright © Materials Research Society 2008

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Mazen, F. et al. Journ. of Electr. Chem. Society, 150 (3) 203, 2003 Google Scholar
2. Mazen, F. et al. Applied Surface Science 214, p 359363, 2003 Google Scholar
3. Martin, F. et al. Semicond. Sci. Technol. 6, 1100, 1991 Google Scholar
4. Yoshimaru, M. et al. IEEE Transactions on Electron Devices, vol 41, n° 10, 1994 Google Scholar
5. Molas, G et al. To be presented at IEDM 2007, Washington DC.Google Scholar