Published online by Cambridge University Press: 21 February 2011
An alternative VLSI TEM specimen preparation technique has been developed to produce 100μm diameter electron transparent thin area by using a conventional dimpler with a texmet padded ‘flatting tool’ for dimpling and a microcloth padded ‘flatting tool’ for polishing, followed by low angle ion milling. The advantages of this technique are a large sampling area and shorter milling times than conventional specimen preparation methods. In the following, we report the details of the modified dimpling technique. The improvements in available electron transparency, and a decrease in ion milling time are demonstrated with the preparation of planar and cross section VLSI device samples.