Hostname: page-component-cd9895bd7-7cvxr Total loading time: 0 Render date: 2024-12-27T02:28:28.344Z Has data issue: false hasContentIssue false
  • English
  • Français

Polarity Dependence of Degradation in Ultra Thin Oxide and JVD Nitride Gate Dielectrics

Published online by Cambridge University Press:  01 February 2011

Yatin Mutha ,
K.N. ManjulaRani ,
Rakesh Lal  and
V.Ramgopal Rao
Yatin Mutha
Affiliation:
Department of Electrical Engineering, Indian Institute of Technology, Bombay, Powai, Mumbai-400 076, India.
K.N. ManjulaRani
Affiliation:
Department of Electrical Engineering, Indian Institute of Technology, Bombay, Powai, Mumbai-400 076, India.
Rakesh Lal
Affiliation:
Department of Electrical Engineering, Indian Institute of Technology, Bombay, Powai, Mumbai-400 076, India.
V.Ramgopal Rao
Affiliation:
Department of Electrical Engineering, Indian Institute of Technology, Bombay, Powai, Mumbai-400 076, India.
Get access

Abstract

We have studied high field degradation of Jet Vapor Deposited (JVD) silicon nitride MNSFETs with DC stress fields and compared their degradation with conventional silicon dioxide MOSFETs under identical stress conditions. We have observed that in both oxide and nitride devices, the interface degradation is higher for negative gate field. Further, the relative degradation of nitrides is always lower compared to that of oxides for both positive and negative stress conditions. AC stress experiments were performed on these ultra thin oxide transistors to understand possible degradation processes. The frequency, the peak-to-peak and offset voltage of the applied AC signal are some of the parameters that have been varied. Detailed characterization results and an analysis of the degradation mechanisms are presented in this paper. We conclude that many of the degradation results can be explained using the trapped hole recombination model.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 716: Symposium B – Silicon Materials-Processing, Characterization, and Reliability , 2002 , B7.22
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Lai, S. K. “Two carrier nature of interface state generation in hole trapping and radiation damage” Appl. Phys. Lett., vol. 39, p.58 (1981).Google Scholar
[2] McLean, F. B. “A Framework for Understanding Radiation-Induced Interface tates in SiO2 MOS Structures” IEEE Trans on Nuclear Science, vol NS-27. No. 6. pp 1651–1657 (1980).Google Scholar
[3] Mahapatra, S., Rao, V. Ramgopal, Manjularani, K.N. Parikh, C.D. Vasi, J. Cheng, B. Khare, M. and Woo, J.C.S. “100 nm Channel Length MNSFETs using a Jet Vapor Deposited Ultra-thin Silicon Nitride Gate Dielectric”, Technical Digest, 1999 Symposium on VLSI Technology, June 14-19, Kyoto, Japan Google Scholar
[4] Ma, T. P. “Making silicon nitride film as a viable gate dielectric.” IEEE Trans Electron Dev 45(3) March 1998 pp 680–690.Google Scholar
[5] Mahapatra, S. Rao, V. Ramgopal, Cheng, B. Khare, M. Parikh, C. D. Woo, J. C. S. and Vasi, J. “Performance and Hot-Carrier Reliability of 100 nm Channel Length Jet Vapor Deposited Si3N4 MNSFETs”, IEEE Transactions on Electron Devices, vol.48, (no.4), April 2001. p.679–84Google Scholar