Hostname: page-component-586b7cd67f-r5fsc Total loading time: 0 Render date: 2024-11-25T17:33:01.606Z Has data issue: false hasContentIssue false
  • English
  • Français

Planarization Issues in Wafer-Level Three-Dimensional (3D) Integration

Published online by Cambridge University Press:  15 March 2011

J.-Q. Lu ,
G. Rajagopalan ,
M. Gupta ,
T.S. Cale  and
R.J. Gutmann
J.-Q. Lu
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Hyperintegration Center for Integrated Electronics Rensselaer Polytechnic Institute, Troy, New York-12180, USA, [email protected]
G. Rajagopalan
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Hyperintegration Center for Integrated Electronics Rensselaer Polytechnic Institute, Troy, New York-12180, USA
M. Gupta
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Hyperintegration Center for Integrated Electronics Rensselaer Polytechnic Institute, Troy, New York-12180, USA
T.S. Cale
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Hyperintegration Center for Integrated Electronics Rensselaer Polytechnic Institute, Troy, New York-12180, USA
R.J. Gutmann
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Hyperintegration Center for Integrated Electronics Rensselaer Polytechnic Institute, Troy, New York-12180, USA
Get access

Abstract

Monolithic wafer-level three-dimensional (3D) ICs based upon bonding of processed wafers and die-to-wafer 3D ICs based upon bonding die to a host wafer require additional planarization considerations compared to conventional planar ICs and wafer-scale packaging. Various planarization issues are described, focusing on the more stringent technology requirements of monolithic wafer-level 3D ICs. The specific 3D IC technology approach considered here consists of wafer bonding with dielectric adhesives, a three-step thinning process of grinding, polishing and etching, and an inter-wafer interconnect process using copper damascene patterning. The use of a bonding adhesive to relax pre-bonding wafer planarization requirements is a key to process compatibility with standard IC processes. Minimizing edge chipping during wafer thinning requires understanding of the relationships between wafer bonding, thinning and pre-bonding IC processes. The advantage of silicon-on-insulator technology in alleviating planarization issues with wafer thinning for 3D ICs is described.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 816: Symposium K – Advances in Chemical-Mechanical Polishing , 2004 , K7.7
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. International Technology Roadmap for Semiconductors (ITRS): 2003 Edition, (Semiconductor Industry Association, 2003, http://public.itrs.net/).Google Scholar
2. Tessler, T., in 3rd IC Packaging Technology Exposition and Conference, Japan, 2002.Google Scholar
3. Lu, J.-Q., Kwon, Y., McMahon, J.J., Jindal, A., Altemus, B., Cheng, D., Eisenbraun, E., Cale, T.S., and Gutmann, R.J., in Proceedings of 20th International VLSI Multilevel interconnection Conference (VMIC 2003), edited by Wade, T., IMIC, 2003, pp. 227–236.Google Scholar
4. Gutmann, R.J., Lu, J.-Q., Pozder, S., Kwon, Y., Jindal, A., Celik, M., McMahon, J.J., Yu, K. and Cale, T.S., in Advanced Metallization Conference in 2003 (AMC 2003), Eds. Ray, G.W., Smy, T., Ohta, T. and Tsujimura, M., MRS, 2004, pp. 19–26.Google Scholar
5. Lu, J.-Q., Kwon, Y., Jindal, A., Lee, K.-W., McMahon, J., Rajagopalan, G., Zeng, A.Y., Kraft, R.P., Altemus, B., Xu, B., Eisenbraun, E., Castracane, J., McDonald, J.F., Cale, T.S., Kaloyeros, A., and Gutmann, R.J., at Proceedings of 19th International VLSI Multilevel Interconnection (VMIC) Conference, edited by Wade, T., IMIC, 2002, pp.445–454.Google Scholar
6. Klumpp, A., Ramm, P., Wieland, R., and Merkel, R., in International Workshop of 3D System Integration, Fraunhofer-Institute, Munich, Germany, December 2003.Google Scholar
7. http://www.ziptronix.com/Google Scholar
8. Guarini, K.W., Topol, A.W., Ieong, M., Yu, R., Shi, L., Newport, M.R., Frank, D.J., Singh, D.V., Cohen, G.M., Nitta, S.V., Boyd, D.C., O'Neil, P.A., Tempest, S.L., Pogge, H.B., Purushothaman, S., and Haensch, W.E., in International Electron Device Meeting (IEDM) 2002, pp. 943–945.Google Scholar
9. Souri, S.J. and Saraswat, K.C., in 1999 IEEE International Interconnect Technology Conference (IITC), IEEE, 1999, pp. 24–26.Google Scholar
10. Rahman, A., Fan, A., Chung, J., and Reif, R., in 1999 IEEE International Interconnect Technology Conference (IITC), IEEE, 1999, pp. 233–235.Google Scholar
11. Ramm, P., Bonfert, D., Ecke, R., Iberl, F., Klumpp, A., Riedel, S., Schulz, S.E., Wieland, R., Zacher, M., and Gessner, T., in Advanced Metallization Conference in 2001 (AMC 2001), MRS 2002, pp. 159–165.Google Scholar
12. Lee, K. W., Nakamura, T., One, T., Yamada, Y., Mizukusa, T., Hasimoto, H., Park, K.T., Kurino, H., and Koyanagi, M., in International Electron Device Meeting (IEDM) 2000, pp. 165–168.Google Scholar
13. David, K., in SEMI - Strategic Business Conference (SBC) 2003, Orlando, FL, April 2003.Google Scholar
14. Sakurai, T., in Advanced Metallization Conference in 2003 (AMC 2003), Eds. Ray, G.W., Smy, T., Ohta, T. and Tsujimura, M., MRS, 2004, pp. 3–9.Google Scholar
15. List, S., Webb, C., Kim, S., in Advanced Metallization Conference 2002 (AMC 2002), Melnick, B.M., Cale, T.S., Zaima, S., and Ohta, T., eds., MRS, 2003, pp. 29–36.Google Scholar
16. http://www.tezzaron.com/Google Scholar
17. Guarini, K., Topol, A., Ieong, M., Yu, R., Shi, L., Singh, D., Cohen, G., Pogge, H., Purushothaman, S., and Haensch, W., in International Symposium on Thin Film Materials, Processes, and Reliability, ECS, Paris, France, 2003 (in press).Google Scholar
18. Davis, J.A., Venkatesan, R., Kaloyeros, A., Beylansky, M., Souri, S.J., Banerjee, K., Saraswat, K.C., Rahman, A., Reif, R., and Meindl, J.D., Proc. IEEE, Vol. 89, No. 3, 305–324 (2001).Google Scholar
19. Huebner, H., Eigner, M., Gruber, W., Klumpp, A., Merkel, R., Ramm, P., Roth, M., Weber, J., Wieland, R., in Advanced Metallization Conference 2002 (AMC 2002), Melnick, B.M., Cale, T.S., Zaima, S., and Ohta, T., eds., MRS, 2003, pp. 53–58.Google Scholar
20. Burns, J., McIlrath, L., Keast, C., Lewis, C., Loomis, A., Warner, K., Wyatt, P., in 2001 IEEE International Solid-State Circuits Conference, (ISSCC 2001), IEEE 2001, p. 268.Google Scholar
21. Wolf, S. and Tauber, R.N., “Silicon Processing for the VLSI Era”, Vol. I, Lattice Press, 2000.Google Scholar
22. Myers, D., Microelectronic Materials Strategy Symposium, San Jose, CA, September 2002.Google Scholar
23. Lu, J.-Q., Jindal, A., Kwon, Y., McMahon, J.J., K.-W. Lee, Kraft, R.P., Altemus, B., Cheng, D., Eisenbraun, E., Cale, T.S., and Gutmann, R.J., in International Symposium on Thin Film Materials, Processes, and Reliability, ECS, Paris, France, 2003 (in press).Google Scholar
24. Lu, J.-Q., Kwon, Y., Jindal, A., McMahon, J.J., Cale, T.S., and Gutmann, R.J., in Semiconductor Wafer Bonding VII: Science, Technology, and Applications, edited by Bengtsson, F.S., Baumgart, H., Hunt, C.E., and Suga, T., ECS PV 2003-19, 2003, pp. 76–86.Google Scholar
25. Lu, J.-Q., Jindal, A., Kwon, Y., McMahon, J.J., Rasco, M., Augur, R., Cale, T.S., and Gutmann, R.J., in 2003 IEEE International Interconnect Technology Conference (IITC), IEEE, 2003, pp. 74–76.Google Scholar
26. Holz, B., European Semiconductor, April 2001, pp. 123–126.Google Scholar
27. Marcoux, P., in Symposium of 2002 – The Year of Ultra Thin Wafer: Challenges and Solutions, Sunnyvale, CA, February 2002.Google Scholar
28. Tru-Si Technologies, http://www.trusi.com.Google Scholar