Hostname: page-component-78c5997874-xbtfd Total loading time: 0 Render date: 2024-11-09T08:44:22.041Z Has data issue: false hasContentIssue false

Modeling of Pattern Density Dependent Pressure Non-Uniformity at a Die Scale for ILD Chemical Mechanical Planarization

Published online by Cambridge University Press:  15 March 2011

Jihong Choi
Affiliation:
University of California at Berkeley, Department of Mechanical Engineering Laboratory for Manufacturing Automation 1115 Etcheverry Hall Berkeley, CA 94720-1740
David A. Dornfeld
Affiliation:
University of California at Berkeley, Department of Mechanical Engineering Laboratory for Manufacturing Automation 1115 Etcheverry Hall Berkeley, CA 94720-1740
Get access

Abstract

Local material removal rate is inversely proportional to the local pattern density in ILD CMP. With the assumption that the local velocity and Preston coefficient are constant across a chip, local MRR non-uniformity is mainly attributed to the local pressure non-uniformity. Pressure distributions on two different test patterns consisting of five different pattern density sections were obtained with a finite element model. These pressure distributions were compared with output from a semi-empirical pattern dependent oxide CMP model (MIT model) with three different weighting functions. Result showed that pressure distribution could be well approximated with the pattern density dependent oxide CMP model. This FEM model was further taken to evaluate the effects of thickness and material properties of each layer on the degree of pattern dependant pressure non-uniformity at a die scale for a typical polishing pad made up of a hard and a soft layer. The analysis shows that the degree of pressure nonuniformity at a die scale increases with the combination of a stiff hard layer and a thick soft layer, while it decreases with the combination of a stiff soft layer and a thick hard layer.

Type
Research Article
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Ouma, D., Stine, B., Divecha, R., Boning, D., Chung, J., Shinn, G., Ali, I., and Clark, J., Manufacturing Yield, Reliability, and Failure Analysis session, SPIE 1997 Symposium on Microelectronic Manufacturing, Austin TX, Oct. 1997.Google Scholar
2. Stine, B., Ouma, D., Divecha, R., Boning, D., Chung, J., IEEE Trans. Semi. Manuf., vol. 11, no. 1, pp. 129140, Feb. 1998.Google Scholar
3. Ouma, D. O., Boning, D. S., Chung, J. E., Easter, W. G., Saxena, V., Misra, S., and Crevasse, A., IEEE Transactions on Semiconductor Manufacturing, vol. 15, no. 2, pp. 232244, May 2002.Google Scholar
4. Chekina, O.G. and Keer, L.M., J.Electrochem.Soc, vol.145, No.6, June 1998 Google Scholar
5. Xie, Xiaolin, Park, Tae, Lee, Brian, Tugbawa, Tamba, Cai, Hong, and Boning, Duane, Mat.Res.Soc.Symp.Proc.Vol.767, pp.1520 (2003)Google Scholar
6. Preston, F. W., J. Soc. Glass Tech., vol. 11, pp. 214256 (1927).Google Scholar
7. Baker, A.R., Proc.Electrochem.Soc.Meeting, vol.96, 1996, p.228.Google Scholar