Hostname: page-component-586b7cd67f-t8hqh Total loading time: 0 Render date: 2024-11-29T06:57:04.912Z Has data issue: false hasContentIssue false
  • English
  • Français

Mobility Enhancement by Strained Nitride Liners for 65nm CMOS Logic Design Features

Published online by Cambridge University Press:  01 February 2011

Claude Ortolland ,
Pierre Morin ,
Franck Arnaud ,
Stephane Orain ,
Chandra Reddy ,
Catherine Chaton  and
Peter Stolk
Claude Ortolland
Affiliation:
[email protected], Philips Semiconductors, Process Integration 65nm, 860, rue Jean Monnet, Crolles, Isere, 38926, France
Pierre Morin
Affiliation:
[email protected], ST Microelectronics, 850, rue Jean Monnet, Crolles, Isere, 38926, France
Franck Arnaud
Affiliation:
[email protected], ST Microelectronics, 850, rue Jean Monnet, Crolles, Isere, 38926, France
Stephane Orain
Affiliation:
[email protected], Philips Semiconductors, 860, rue Jean Monnet, Crolles, Isere, 38926, France
Chandra Reddy
Affiliation:
[email protected], Freescale Semiconductor, 870, rue Jean Monnet, Crolles, Isere, 38926, France
Catherine Chaton
Affiliation:
[email protected], CEA-LETI, 850, rue Jean Monnet, Crolles, Isere, 38926, France
Peter Stolk
Affiliation:
[email protected], Philips Semiconductors, 860, rue Jean Monnet, Crolles, Isere, 38926, France
Get access

Abstract

In this paper the impact of processed-induced stress and transistor layout on device performance in state-of-the-art 65nm CMOS technology has been studied. We have focused this analysis on different nitride liners above devices (Contact Etch-Stop Layers – CESL) which have been fabricated on two differently oriented (100) substrates: <110> and <100>. This overview permits to have a good understanding of CESL, and to choose the right strategy in terms of process induced stress in future microelectronic technologies.

Keywords

devicesnitridefilm
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 913: Symposium D – Transistor Scaling – Methods, Materials and Modeling , 2006 , 0913-D02-02
Copyright
Copyright © Materials Research Society 2006

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Ito, S., Namba, H., Yamaguchi, K., Hirata, T., Ando, K., Koyama, S., Kuroki, S., Ikezawa, N., Suzuki, T., Saitoh, T. and Horiuchi, T., “Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design”, IEDM Technical Digest 2000, pp. 247–250 Google Scholar
2 Ortolland, C., Orain, S., Rosa, J., Morin, P., Arnaud, F., Woo, M., Poncet, A. and Stolk, P., “Electrical Characterization and Mechanical Modeling of Process Induced Strain in 65 nm CMOS Technology”, ESSDERC Proceeding 2004, pp. 137–140 Google Scholar
3 Sayama, H., Nishida, Y., Oda, H., Oishi, T., Shimizu, S., Kunikiyo, T., Sonoda, K., Inoue, Y. and Inuishi, M., “Effect of <100> Channel Direction for High Performance SCE Immune pMOSFET with Less Than 0.15 m Gate Length”, IEDM Technical Digest 2004, pp. 657–660 +Channel+Direction+for+High+Performance+SCE+Immune+pMOSFET+with+Less+Than+0.15+m+Gate+Length”,+IEDM+Technical+Digest+2004,+pp.+657–660>Google Scholar
4 Komoda, T., Oishi, A., Sanuki, T., Kasai, K., Yoshimura, H., Ohno, K., Iwai, M., Saito, M., Matsuoka, F., Nagashima, N. and Noguchi, T. “Mobility Improvement for 45nm Node by Combination of Optimized Stress Control and Channel Orientation Design”, IEDM Technical Digest 2004, pp. 217–220 Google Scholar
5 Morin, P., Chaton, C., Reddy, C., Ortolland, C., Basso, M.T., Arnaud, F. and Barla, K., “Tensile Contact Etch Stop silicon nitride for nMOS performance enhancement: influence of the film morphology”, ECS Proceeding 2005, pp. 253–263 Google Scholar
6 Oishi, A., Fujii, O., Yokoyama, T., Ota, K., Sanuki, T., Inokuma, H., Eda, K., Idaka, T., Miyajima, H., Iwasa, S., Yamasaki, H., Oouchi, K., Matsuo, K., Nagano, H., Komoda, T., Okayama, Y., Matsumoto, T., Fukasaku, K., Shimizu, T., Miyano, K., Suzuki, T., Yahashi, K., Horiuchi, A., Takegawa, Y., Saki, K., Mori, S., Ohno, K., Mizushima, I., Saito, M., Iwai, M., Yamada, S., Nagashima, N. and Matsuoka, F., “High Performance CMOSFET Technology for 45nm Generation and Scalability of Stress-Induced Mobility Enhancement Technique”, IEDM Technical Digest 2005, pp. 239–242 Google Scholar
7 Sheraw, C.D., Yang, M., Fried, D.M., Costrini, G., Kanarsky, T., Lee, W-H., Chan, V., Fischetti, M.V., Holt, J., Black, L., Naeem, M., Panda, S., Economikos, L., Groschopf, J., Kapur, A., Li, Y., Mo, R. T., Bonnoit, A., Degraw, D., Luning, S., Chidambarrao, D., Wang, X., Bryant, A., Brown, D., Sung, C-Y., Agnello, P., Ieong, M, Huang, S-F., Chen, X., Khare, M. “Dual Stress Liner Enhancement in Hybrid Orientation Technology”, VLSI Technology symposium 2005, pp.12–13 Google Scholar