Hostname: page-component-cd9895bd7-lnqnp Total loading time: 0 Render date: 2024-12-27T02:01:40.086Z Has data issue: false hasContentIssue false
  • English
  • Français

Localized Lifetime Control In Silicon Bipolar Power Devices By Voids Induced By He Ion Implantation

Published online by Cambridge University Press:  10 February 2011

M. Saggio ,
V. Raineri ,
F. Frisina  and
E. Rimini
M. Saggio
Affiliation:
ST Microelectronics, stradale Primosole 50, I-95121 Catania, Italy, [email protected]
V. Raineri
Affiliation:
CNR – IMETER, Stradale Primosole 50, I-95121 Catania, Italy
F. Frisina
Affiliation:
ST Microelectronics, stradale Primosole 50, I-95121 Catania, Italy, [email protected]
E. Rimini
Affiliation:
INFM and Dipartimento di Fisica, Corso Italia 57, 1–95121 Catania, Italy
Get access

Abstract

Localized lifetime control in silicon bipolar devices is presented and discussed. It was achieved by formation of a void layer by He ion implantation. The void formation is reviewed and the void properties are described and carefully considered. Simulations demonstrate the advantages of using localized lifetime control, while the innovative method is applied to fabrication of high speed Insulated Gate Bipolar Transistors.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 483: Symposium E – Power Semiconductor Materials & Devices , 1997 , 45
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Catania, M., Frisina, F., Tavolo, N., Ferla, G., Coffa, S. and Campisano, S.U., IEEE Trans. Electron Devices 39, p. 2745 (1992).Google Scholar
2. Baliga, B. Jayant and Sun, E., IEEE Trans. Electron Devices 24, p. 685 (1977).Google Scholar
3. Mogro-Campero, A., Love, R.P., Chang, M.F. and Dyer, R., IEEE Trans. Electron Devices 33, p. 1667 (1986).Google Scholar
4. Hallen, A. and Bakowsky, M., Solid State Electronics 32, p. 1033 (1989).Google Scholar
5. Konishi, Y., Onishi, Y., Momota, S. and Sakurai, K., proc. ISPSD'96 edited by Salama, C.A.T. and Williams, R.K. (IEEE publishing, NJ, 1996).Google Scholar
6. Saggio, M., Raineri, V., Letor, R. and Frisina, F., IEEE Electron Dev. let. 18, p. 333 (1997).Google Scholar
7. Raineri, V., Fallica, P.G., Percolla, G., Battaglia, A., Barbagallo, M., and Campisano, S.U., J. Appl. Phys. 78, 3227 (1995) and references there in.Google Scholar
8. Griffioen, C.C., Evans, J.H., Jong, P.C. De, and Veen, A. van, Nucl. Instr. and Meth. B 27, p. 417 (1987).Google Scholar
9. Raineri, V. and Campisano, S.U., Appl. Phys. Letts. 69, 1783 (1996).Google Scholar
10. Raineri, V., Fallica, P.G., Libertino, S., J. Appl. Phys. 79, 9012 (1996).Google Scholar
11. Coffa, S., Magrí, A., Frisina, F. and Privitera, V., IEEE Trans. Electron Dev. 43, p.836, (1995).Google Scholar
12. ATLAS User's guide ver. 4.0.3 Silvaco (1997).Google Scholar