Hostname: page-component-78c5997874-xbtfd Total loading time: 0 Render date: 2024-11-06T11:05:34.252Z Has data issue: false hasContentIssue false

Lateral Superlattices Fabricated with Interferometric Lithography for Nanoscale Device Applications

Published online by Cambridge University Press:  17 March 2011

Christopher C. Striemer
Affiliation:
Nanoscale Silicon Research Initiative Department of Electrical and Computer Engineering, University of Rochester Rochester, NY 14627-0231, U.S.A
Philippe M. Fauchet
Affiliation:
Nanoscale Silicon Research Initiative Department of Electrical and Computer Engineering, University of Rochester Rochester, NY 14627-0231, U.S.A
Leonid Tsybeskov
Affiliation:
Nanoscale Silicon Research Initiative Department of Electrical and Computer Engineering, University of Rochester Rochester, NY 14627-0231, U.S.A
Get access

Abstract

Two-dimensional periodic arrays of inverted pyramid holes with nanometer scale have been patterned on the surface of a (100) silicon wafer and studied for possible application in nanoscale silicon based devices. The surface patterning employed a simple microelectronic processing scheme in which the standing wave intensity pattern from two interfering 458nm laser beams was used to expose holes in a photoresist layer. Subsequent dry etching through an underlying oxide mask layer, followed by a KOH etching step yielded a highly periodic, large area array of inverted pyramids. The pyramid geometry is formed during the anisotropic KOH etch, which stops at the (111) pyramid walls. Therefore, the tips of all inverted pyramids are formed by the intersection of (111) silicon crystal planes and have identical geometry. This study focuses on the use of these features as templates for the controlled crystallization of amorphous silicon layers and also as electric field concentrating “funnels” in MOS-type structures. We will discuss a proposed device in which silicon nanocrystals will be incorporated into the concentrated electric field region at the tip of each inverted pyramid. With this structure, the charging of identical addressable nanocrystals may be possible, leading to the development of practical nanoscale silicon devices.

Type
Research Article
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Hillenius, S.J., MOSFETS and Related Devices, Modern Semiconductor Device Physics, ed. Sze, S.M. (John Wiley & Sons, 1998) pp.164171.Google Scholar
2. , Tsybeskov et al. , Appl. Phys. Lett. 72, 43 (1998).Google Scholar
3. Kapon, E., Lateral Patterning of Quantum Well Heterostructures by Growth on Nonplanar Substrates, Semiconductors and Semimetals, vol. 40, (Academic Press, 1994) pp. 259336.Google Scholar
4. Zaidi, S.H., Chu, A., Brueck, S.R.J., Mat. Res. Soc. Proc., vol. 358, 957968 (1995).Google Scholar
5. Spallas, J.P., Hawryluk, A.M., and Kania, D.R., J. Vac. Sci. Technol. B 13, 19731978 (1995).Google Scholar
6. Sze, S.M., Semiconductor Devices, (John Wiley & Sons, 1985) pp.456457.Google Scholar
7. Grom, G. F. et al. , Nature, 407, 358361 (2000).Google Scholar