Hostname: page-component-cd9895bd7-hc48f Total loading time: 0 Render date: 2024-12-27T02:05:09.511Z Has data issue: false hasContentIssue false
  • English
  • Français

Laser Thermal Induced Crystallization for 20 nm Device Structures

Published online by Cambridge University Press:  21 March 2011

Shenzhi Yang  and
Michael O. Thompson
Shenzhi Yang
Affiliation:
Dept. Materials Sciences and Engineering, Cornell University, Ithaca, NY 14853
Michael O. Thompson
Affiliation:
Dept. Materials Sciences and Engineering, Cornell University, Ithaca, NY 14853
Get access

Abstract

The melt kinetics of shallow junction formation by laser thermal processes has been studied using transient conductance measurements. The melt and solidification dynamics of 20 nm amorphous layers were measured and shown to follow behaviors predicated by deeper melts, including explosive crystallization and interface bounce back. The effects of surface barrier oxides and metal absorber layers, required for CMOS process integration, were examined and shown to be nearly negligible. Quantitative evaluation of a device process window by these measurements was in good agreement with sheet resistance results. Finally, the effect of the buried oxide in SOI structures was investigated. Solidification velocities in such structures were reduced by a factor of three as compared with bulk silicon.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 669: Symposium J – Si Front-End Processing–Physics and Technology of Dopant-Defect Interactions III , 2001 , J7.4
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Erin, E. I. Jones, C., Mater. Sci. Eng B Solid State Adv. Technol., 24, (1) (1998)Google Scholar
[2] International Technology Roadmap for Semiconductors, San Jose, CA: Semiconductor Industry Association, 1999.Google Scholar
[3] Agarwal, A., Gossmann, H.-J., Fiory, A. T., Mater. Res. Soc. Symp. Proc., 568, 19 (1999)Google Scholar
[4] Yu, B., Wang, Y., Wang, H., Xiang, Q., Riccobene, C., Talwar, S., and Lin, M.-R., Int. Electron Device Meet. Tech Dig., 99, 509 (1999)Google Scholar
[5] Talwar, S., Verma, G., Weiner, K.H., Proc. of Ion Impla. Tech., 74 (1998)Google Scholar
[6] Poate, J.M., Mayer, J. W., Laser Annealing of Semiconductors, Academic Press, 1982 Google Scholar
[7] Thompson, M. O., Galvin, G. J., Mayer, J. W., Peercy, P. S., Poate, J. M., Jacobson, D. C., Gullis, A. G., and Chew, N. G., Phy Rev Lett, 52, 2360 (1984).Google Scholar
[8] Talwar, S., Wang, Y., Thompson, M.O., Jones, K., Mater. Res. Soc. Symp. Proc.,(2001)Google Scholar
[9] Colinge, J.-P., Silicon-on-insulator Technology: Materials to VLSI, 2nd ed., Kluwer Academic Publishers, 1997 Google Scholar
[10] Thompson, M. O., Peercy, P.S., Mater. Soc. Symp. Proc., 51, 99 (1985)Google Scholar