Hostname: page-component-586b7cd67f-g8jcs Total loading time: 0 Render date: 2024-11-23T11:18:28.907Z Has data issue: false hasContentIssue false
  • English
  • Français

From SOI 1T-DRAMs to Unified Memory Concepts

Published online by Cambridge University Press:  07 June 2012

Sorin Cristoloveanu  and
Maryline Bawedin
Sorin Cristoloveanu
Affiliation:
IMEP-LAHC (UMR 5130), Grenoble INP Minatec, 38016 Grenoble Cedex 1, France
Maryline Bawedin
Affiliation:
IES (UMR 5214), Université de Montpellier II, 34095 Montpellier, France
Get access

Abstract

The typical architectures for single-transistor capacitorless dynamic random access memory (1T-DRAM) are reviewed. This memory takes advantage of floating-body effects in SOI-like devices. The principles of operation and the key mechanisms for memory programming and reading are described. Most of these devices can be enriched with non-volatile storage capability. Several possibilities for such ‘unified’ memory are explored.

Keywords

Simicroelectronicsmemory
Type
Articles
Information
MRS Online Proceedings Library (OPL) , Volume 1430: Symposium E – Materials and Physics of Emerging Nonvolatile Memories , 2012 , mrss12-1430-e01-01
Copyright
Copyright © Materials Research Society 2012

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Okhonin, S., Nagoga, M., Sallese, J.M., Fazan, P., “A SOI Capacitor-Less 1T-DRAM Concept”, IEEE International SOI Conf., 153–154 (2001).Google Scholar
2. Okhonin, S., Nagoga, M., Sallese, J.M., Fazan, P., “A Capacitor-Less 1T-DRAM Cell”, IEEE Electron Device Letters, 23, 85–87 (2002).Google Scholar
3. Kuo, C., King, T.J., Hu, C., “A Capacitorless Double Gate DRAM Technology for sub-100-nm Embedded and Stand-Alone Memory Applications”, IEEE Trans. Electron Devices, 50, 2408–2416 (2003).Google Scholar
4. Shino, T., Ohsawa, T., Higashi, T., Fujita, K., Kusunoki, N., Minami, Y., Morikado, M., Nakajima, H., Inoh, K., Hamamoto, T., Nitayama, A., “Operation Voltage Dependence of Memory Cell Characteristics in Fully Depleted Floating-Body Cell”. IEEE Trans. Electron Devices, 52, 2220–2226 (2005).Google Scholar
5. Hamamoto, T., Minami, Y., Shino, T., Kusunoki, N., Nakajima, H., Morikado, M., Yamada, T., Inoh, K., Sakamoto, A., Higashi, T., Fujita, K., Hatsud, K., Ohsawa, T., Nitayama, A., “A Floating-Body Cell Fully Compatible with 90-nm CMOS Technology Node for a 128-Mb SOI DRAM and its Scalability, IEEE Trans. Electron Devices, 54, 563–571 (2007).Google Scholar
6. Avci, U.E., Ban, I., Kencke, D.L., Chang, P.L.D., “Floating Body Cell (fbc) Memory for 16-nm Technology with Low Variation on Thin Silicon and 10-nm Box”, IEEE International SOI Conference, 29–30 (2008).Google Scholar
7. Okhonin, S., Nagoga, M., Carman, E., Beffa, R., Faraoni, E., “New Generation of Z-RAM”. International Electron Devices Meeting, 925–928 (2007).Google Scholar
8. Song, K.W., Jeong, H., Lee, J.W., Hong, S.I., Tak, N.K., Kim, Y.T., Choi, Y.L., Joo, H.S., Kim, S.H., Song, H.J., Oh, Y.C., Kim, W.S., Lee, Y.T., Oh, K., Kim, C. (2008), “55 nm Capacitor-Less 1T-DRAM Cell Transistor with Non-Overlap Structure”, International Electron Devices Meeting, 1–4 (2008).Google Scholar
9. Okhonin, S., Nagoga, M., Lee, C.W., Colinge, J.P., Afzalian, A., Yan, R., Dehdashti Akhavan N, N., Xiong, W., Sverdlov, V., Selberherr, S., Mazure, C., “Ultra-Scaled Z-RAM Cell”, IEEE International SOI Conference, 157–158 (2008).Google Scholar
10. Yoshida, E., Tanaka, T., “A Capacitorless 1T-DRAM Technology Using Gate-Induced Drain-Leakage (GIDL) Current for Low-Power and High-Speed Embedded Memory”, IEEE Trans. Electron Devices, 53, 692–697 (2006).Google Scholar
11. Bawedin, M., Cristoloveanu, S., Flandre, D., “A Capacitorless 1T-DRAM on SOI Based on Dynamic Coupling and Double-Gate Operation”. IEEE Electron Device Letters, 29, 795–798.Google Scholar
12. Puget, S., Bossu, G., Fenouiller-Beranger, C., Perreau, P., Masson, P., Mazoyer, P., Lorenzini, P., Portal, J.M., Bouchakour, R., Skotnicki, T., “FD-SOI Floating Body Cell eDRAM Using Gate-Induced Drain-Leakage (GIDL) Write Current for High Speed and Low Power Applications”, International Memory Workshop (IMW ’09), 1–2 (2009).Google Scholar
13. Guegan, G., Touret, P., Molas, G., Raynaud, C., Pretet, J., “A Novel Capacitor-Less 1T-DRAM on Partially Depleted SOI pMOSFET Based on Direct-Tunneling Current in the Partial n+ Poly Gate”, Solid State Devices and Materials (SSDM), (2010).Google Scholar
14. Moon, D.I., Choi, S.J., Han, J.W., Choi, Y.K., “An Optically Assisted Program Method for Capacitorless 1T-DRAM”, IEEE Trans. Electron Devices, 57, 1714–1718 (2010).Google Scholar
15. Jeong, H., Song, K.W., Park, I.H., Kim, T.H., Lee, Y.S., Kim, S.G., Seo, J., Cho, K., Lee, K.G., Shin, H., Lee, J.D., Park, B.G., “A New Capacitorless 1T-DRAM Cell: Surrounding Gate MOSFET with Vertical Channel (SGVC Cell)”, IEEE Transactions on Nanotechnology, 6, 352–357 (2007).Google Scholar
16. Chung, H.K., Jeong, H., Lee, Y.S, Song, J.Y., Kim, J.P., Kim, S.W., Park, J.H., Lee, J.D., Shin, H., Park, B.G., “A Capacitor-Less 1T-DRAM Cell with Vertical Surrounding Gates Using Gate-Induced Drain-Leakage (GIDL) Current”, IEEE Silicon Nanoelectronics Workshop, 1–2 (2008).Google Scholar
17. Ertosun, M.G., Cho, H., Kapur, P., Saraswat, K.C., “A Nanoscale Vertical Double-Gate Single-Transistor Capacitorless DRAM”, IEEE Electron Device Lett., 29, 615–617 (2008).Google Scholar
18. Wang, P.F., Gong, Y., “A Novel 4.5 F2 Capacitorless Semiconductor Memory Device”, IEEE Electron Device Lett., 29, pp. 1347–1348 (2008).Google Scholar
19. Ertosun, M.G., Kapur, P., Saraswat, K.C., “A Highly Scalable Capacitorless Double Gate Quantum Well Single Transistor DRAM: 1T-QW DRAM”, IEEE Electron Device Lett., 29, 1405–1407 (2008).Google Scholar
20. Poren, T., Ru, H., Dake, W., “Performance Improvement of Capacitorless Dynamic Random Access Memory Cell with Band-Gap Engineered Source and Drain”, Jap. J. Applied Physics, 49, 04DD02 (2010).Google Scholar
21. Choi, S.J., Han, J.W., Kim, S., Kim, H., Jang, M.G., Yang, J.H., Kim, J.S., Kim, H.K., Lee, G.S., Oh, J.S., Song, M.H., Park, Y.C., Kim, J.W., Choi, Y.K., “High Speed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-Functional SoC Applications”, International Electron Devices Meeting, 1–4 (2008).Google Scholar
22. Tseng, Y.M., Lin, J.T., Eng, Y.C., Kang, S.S., Tseng, H.J., Tsai, Y.C., Jheng BT, B.T., Lin, B.H., “A New Process for Self-Aligned Silicon-on-Insulator with Block Oxide and its Memory Application for 1T-DRAM”, International Conference on Solid-State and Integrated-Circuit Technology, 2008, 1154–1157 (2008).Google Scholar
23. Eminente, S., Cristoloveanu, S., Clerc, R., Ohata, A., Ghibaudo, G., “Ultra-Tthin Fully-Depleted SOI MOSFETs: Special Charge Properties and Coupling Effects”, Solid-State Electronics, 51, 239–244 (2007).Google Scholar
24. Rodriguez, N., Gamiz, F., Cristoloveanu, S., “A-RAM Memory Cell: Concept and Operation”, IEEE Electron Device Lett., 31, 972–974 (2010).Google Scholar
25. Bawedin, M., Uren, M.J., Udrea, F., “DRAM Concept Based on the Hole Gas Transient Effect in a AlGaN/GaN HEMT”, Solid-State Electronics, 54, 616–620 (2010).Google Scholar
26. Wan, J., Le Royer, C., Zaslavsky, A., Cristoloveanu, S., “A Compact Capacitor-Less High-Speed DRAM Using Field Effect-Controlled Charge Regeneration”, IEEE Electron Device Lett., 31, 179–181 (2012).Google Scholar
27. Han, J.W., Ryu, S.W., Kim, C., Kim, S., Im, M., Choi, S.J., Kim, J.S., Kim, K.H., Lee, G.S., Oh, J.S., Song, M.H., Park, Y.C., Kim, J.W., Choi, Y.K., “A Unified-RAM (URAM) Cell for Multi-Functioning Capacitorless DRAM and NVM”, International Electron Devices Meeting, 929–932 (2007).Google Scholar
28. Bae, D.I., Gu, B., Ryu, S.W., Choi, Y.K., “Multiple Data Storage of URAM (Unified-RAM) with Multi Dual Cell (MDC) Method”, Silicon Nanoelectronics Workshop, 1–2 (2008).Google Scholar
29. Han, J.W., Ryu, S.W., Kim, S., Kim, C.J., Ahn, J.H., Choi, S.J., Kim, J.S., Kim, K.H., Lee, G.S., Oh, J.S., Song, M.H., Park, Y.C., Kim, J.W., Choi, Y.K, “A Bulk FinFET Unified-RAM (URAM) Cell for Multifunctioning NVM and Capacitorless 1T-DRAM”, IEEE Electron Device Lett., 29, 632–634 (2008).Google Scholar
30. Chang, S.J., Bawedin, M., Xiong, W., Lee, J.H., Cristoloveanu, S., “FinFlash with Buried Storage ONO Layer for Flash Memory Application”, Solid-State Electronics, 70, 59–66 (2012).Google Scholar
31. Park, K.H., Bawedin, M., Lee, J.H., Bae, Y.H., Lee, J.H., Cristoloveanu, S., “Fully Depleted Double-Gate MSDRAM Cell with Additional Nonvolatile Functionality”, Solid-State Electronics, 67, 17–22 (2012).Google Scholar
32. Han, J.W., Ryu, S.W., Choi, S.J., Choi, Y.K., “Gate-Induced Drain-Leakage (GIDL) Programming Method for Soft-Programming-Free Operation in Unified RAM (URAM)”, IEEE Electron Device Lett., 30, 189–191 (2009).Google Scholar
33. Han, S.W., Kim, C.J., Choi, S.J., Kim, D.H., Moon, D.I., Choi, Y.K., “Gate-to-Source/Drain Nonoverlap Device for Soft-Program Immune Unified RAM (URAM)”, IEEE Electron Device Lett., 30, 544–546 (2009).Google Scholar