Hostname: page-component-78c5997874-s2hrs Total loading time: 0 Render date: 2024-11-20T00:26:17.329Z Has data issue: false hasContentIssue false

Defect-Characterization in Implanted Locos + Trench-Isolated Structures

Published online by Cambridge University Press:  22 February 2011

N. David Theodore
Affiliation:
Motorola Inc., Advanced Technology Center, 2200 W. Broadway Rd., Mesa, AZ 85202
Barbara Vasquez
Affiliation:
Motorola Inc., Advanced Technology Center, 2200 W. Broadway Rd., Mesa, AZ 85202
Peter Fejes
Affiliation:
Motorola Inc., Advanced Technology Center, 2200 W. Broadway Rd., Mesa, AZ 85202
Get access

Abstract

As device dimensions decrease in silicon integrated-circuits, conventional LOCOS (local-oxidation of silicon) isolation becomes inadequate to meet dimensional demands. Variations on LOCOS are therefore being explored for further miniaturization of devices. One such variation involves poly-buffered LOCOS + trench-isolation (PBLT). In this study, PBLT structures were characterized using TEM. Wright-etched cross-section SEM micrographs showed etch-pits associated with a combination of high-dose (> 5E14 cm-2) phosphorous implants and PBLT isolation. TEM characterization showed that dislocations were formed in the structures for a combination of high-dose (1E15 cm-2) phosphorous implants (followed by an anneal) and PBLT isolation. Structures exposed to lower-dose (1E14 cm-2) implants showed no defects and neither did 1E15 implanted structures prior to annealing. The results are modelled in terms of the stress configurations present in the structures, and in terms of dislocation-sources resulting from implantation-related dislocation-loops. The dislocation-sources operate in the presence of stresses associated with the isolation-trenches. Glide-loops form, which then grow in response to stresses in the structures and dislocations result on glide planes.

Type
Research Article
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Havemann, R.H. and Pollack, G.P., U.S. Pat. 4, 541, 167 (1985).Google Scholar
2. Ghezzo, M. et al, J. Electrochem. Soc., 136, 1992 (1989).CrossRefGoogle Scholar
3. Yamaguchi, T. et al, IEEE J. Solid State Circuits, SC-20, 104 (1985).CrossRefGoogle Scholar
4. Hieda, K. et al, IEDM Tech. Dig., 32. 2 (1987).Google Scholar
5. Vasquez, B. and Zdebel, P.J., U.S. Pat. 4,994,406 (1991).Google Scholar
6. Theodore, N.D., Vasquez, B., Fejes, P., in Proc. 49th Ann. Meet. EMSA. edited by Bailey, G.W. (San Francisco Press, San Francisco), 888 (1991).Google Scholar
7. Theodore, N.D., Ch. 3, Ph.D. Thesis, Cornell University (1991).Google Scholar