Hostname: page-component-586b7cd67f-gb8f7 Total loading time: 0 Render date: 2024-11-29T07:33:44.555Z Has data issue: false hasContentIssue false

Thin Silicon Epitaxial Layer Deposition with Reduced Pressure RTP-CVD

Published online by Cambridge University Press:  25 February 2011

Fred Wong
Affiliation:
Rapro Technology Inc., Fremont, CA 94539
Charles Y. Chen
Affiliation:
Rapro Technology Inc., Fremont, CA 94539
Yen-Hui Ku
Affiliation:
Rapro Technology Inc., Fremont, CA 94539
Get access

Abstract

Designs of the advanced integrated circuit devices now require much thinner epitaxial films to achieve superior performance. The capability of depositing thin silicon epitaxial layers which have sharp transition width, well-controlled dopant level, high crystallographic quality, and good growth uniformity across the wafer is essential for high speed bipolar and submicron CMOS technologies. This paper describes a thin silicon epitaxial growth process using a recently developed low pressure CVD silicon epitaxial reactor employing rapid thermal processing with incoherent light source. Crystallographic quality, slip formation, transition width, growth uniformity, and dopant uniformity were investigated using TEM, spreading resistance measurements, SIMS, sheet resistance measurements, and FTIR. The SIMS and spreading resistance measurements revealed that auto-doping effect has been minimized. The transition width can be controlled to 10% of the film thickness while maintaining the growth rate up to 1 μm/min at a deposition temperature in the range of 900 - 1000°C. The growth and dopant uniformities across the wafer as determined by FTIR and Prometrix RS-30 Omnimap are better than 1% and 3% per sigma for epitaxial layer thickness under 2 μm. Initial results on selective epitaxial growth was discussed.

Type
Research Article
Copyright
Copyright © Materials Research Society 1989

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Goulding, M. R. and Borland, J. O., Semiconductor Int'l. (May 1988)Google Scholar
[2] McNeilly, M. A. and Benzing, W. C., U.S. Patent No. 4496609Google Scholar
[3] Robinson, M. and Lawrence, L. H., 5th Int'l. Symp. on Semi. Proc., (1988)Google Scholar
[4] Gibbons, J. F., U.S. Patent No. 4544418Google Scholar
[5] Siedel, T. E., Pai, C. S., Uschner, D. J., Maher, D. M., Knoell, R. V., Willians, J. S., Penumalli, B. R. and Jacobson, D. C., Mat. Res. Soc. Symp. Proc. 35, 329 (1984)Google Scholar
[6] Kenneth, K. O., Lee, H.-S., Rief, R. and Frank, W., IEEE EDL, 9 (10), 567 (1988)Google Scholar
[7] Bentini, G., Correra, L. and Donolato, C., J. Appl. Phys. 56 (10), 15 (1984)Google Scholar
[8] Lord, H. A., IEEE Tran. Semi. manuf. 1 (3), 105 (1988)Google Scholar