Hostname: page-component-586b7cd67f-vdxz6 Total loading time: 0 Render date: 2024-11-29T07:44:56.307Z Has data issue: false hasContentIssue false
  • English
  • Français

Thin Oxide Defects Resulting from Plasma Induced Wafer Charging

Published online by Cambridge University Press:  03 September 2012

Sychyi Fang  and
James P. McVittie
Sychyi Fang
Affiliation:
Center for Integrated Systems, Stanford University, Stanford, CA 94305–4070
James P. McVittie
Affiliation:
Center for Integrated Systems, Stanford University, Stanford, CA 94305–4070
Get access

Abstract

EEPROM charge monitors reveal that an O2 plasma induces a negative charge which peaks at the wafer center for the asher used. The charge damage to small gate area MOS capacitors is investigated by using “antenna” structure. The post plasma interface state density increases with increasing antenna size and varies by two orders of magnitude. A hole trapping induced breakdown mechanism during plasma charging is supported by new experimental evidence such as the annealing and polarity effects of charge-to-breakdown and tunneling currents. Where stressing has not being severe, these hole traps are annealable at T > 650°C, while in severely stressed areas early breakdown occurs which is not annealable.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 262: Symposium E – Defect Engineering in Semiconductor Growth, Processing and Device Technology , 1992 , 151
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Wu, I. -W., Koyanagi, M., Holland, S., Huang, T. Y., Mikkelsen, J. C. Jr, Bruce, R. H., and Chiang, A., J. Electrochem. Soc., 136, 1638 (1989).CrossRefGoogle Scholar
[2] Green, W. M., Kruger, J. B., and Kooi, G., J. Vac. Sci. Technol. B, 9 (2), 366 (1991).Google Scholar
[3] Gabriel, C. T., J. Vac. Sci. Technol. B, 9 (2), 370 (1991).Google Scholar
[4] Harari, E., J. Appl. Phys. 49 (4), 2478 (1978).Google Scholar
[5] Fang, S., McCarthy, A. M., and McVittie, J. P., Proc. 3rd International Symp. on ULSI, Electrochem. Soc, 91 (11, 473 (1991).Google Scholar
[6] McCarthy, A. and Lukaszek, W., Proc. IEEE Conf. on microelectronics test structures, Edinburgh, Scotland, March 1989.Google Scholar
[7] Chen, I. C., Holland, S., and Hu, C., IEEE Trans. Electron Devices, 22, 413 (1985).Google Scholar
[8] Lelis, A. J., Oldham, T. R., Boesch, H. E. Jr, and McLean, F. B., IEEE Trans. Nucl. Sci., 36 1808 (1989).Google Scholar
[9] Walters, M., and Reisman, R., Ext. Abstr. 179th Electrochem. Soc. meeting, 547 (1991).Google Scholar