Hostname: page-component-78c5997874-4rdpn Total loading time: 0 Render date: 2024-11-05T09:36:30.196Z Has data issue: false hasContentIssue false
  • English
  • Français

Study of Transport Through Low-Temperature GaAs Surface Insulator Layers

Published online by Cambridge University Press:  15 February 2011

J. P. Ibbetson ,
L.-W. Yin ,
M. Hashemi ,
A. C. Gossard  and
U. K. Mishra
J. P. Ibbetson
Affiliation:
Materials Dept University of California at Santa Barbara, Santa Barbara, CA 93106.
L.-W. Yin
Affiliation:
Dept. of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA 93106.
M. Hashemi
Affiliation:
Dept. of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA 93106.
A. C. Gossard
Affiliation:
Materials Dept University of California at Santa Barbara, Santa Barbara, CA 93106. Dept. of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA 93106.
U. K. Mishra
Affiliation:
Dept. of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA 93106.
Get access

Abstract

Since epilayers of GaAs grown at low substrate temperature (LTGaAs) and annealed at 600°C were first demonstrated to be an effective buffer layer for eliminating backgating effects, the material properties and electronic characteristics of bulk LTGaAs have been actively investigated. Less attention has been paid to thin layers of LTGaAs (∼2000Å), although these have been shown to improve gate-to-drain breakdown characteristics when incorporated as the surface insulator layer in GaAs MISFET's. In bulk LTGaAs that has been annealed for 10 minutes at 600°C, the formation of arsenic precipitates with a density of 1018 cm-3 has been observed. These are considered to be at least partially responsible for the high resistivity of LTGaAs2. While the exact mechanism of precipitate formation is currently unknown, it would seem reasonable to expect the availability of the growth surface to have a significant effect on any defect redistribution during the anneal. This surface effect would become increasingly apparent as the LTGaAs layer thickness was decreased. It is desirable for MISFET applications that the LTGaAs gate insulator layer be as thin as possible, whilst maintaining high breakdown, in order to maximize device transconductance. To achieve this, it is important to understand how the observed bulk features (such as ∼60Å size arsenic precipitates) are affected in thin LTGaAs layers

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 241 , 1991 , 187
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1.Smith, F.W., Calawa, A.R., Chen, Chang-Lee, Mantra, M.J., and Mahoney, L.J.. IEEE Electron Device Lett. Vol.9, pp 77–80, Feb. 1988.10.1109/55.2046Google Scholar
2.Warren, A.C., Woodall, J.M., Freeouf, J.L., Grischkowsky, D., McInturff, D.T., Melloch, M.R., and Otsuka, N., Appl. Phys. Lett. 57, 1331 (1990).Google Scholar
3.Kaminska, M., Lilienthal-Weber, Z., Weber, E.R., George, T., Kortwright, J.B., Smith, F.W., Tsaur, B-Y., and Calawa, A.R., Appl. Phys. Lett. 54, 1881 (1989).Google Scholar
4.Yin, L.-W., Hwang, Y., Lee, J.H., Kolbas, Robert M., Trew, Robert J., and Mishra, Umesh K., IEEE Electron Device Lett. Vol.11,pp 561–563, Dec. 1990.Google Scholar
5.Yin, L.-W., Ibbetson, J., Hashemi, M.M., Jiang, W., Hu, S.-Y., Gossard, A.C., and Mishra, U.K., presented at the 1991 Mat. Res. Soc. Fall Meeting, symposium F, Boston, MA, 1991.Google Scholar
6.Ibbetson, J.P., Yin, L.-W., Hashemi, M., Gossard, A.C., and Mishra, U.K., submitted to Appl. Phys. Lett.Google Scholar
7.Lampert, and Mark, , Current Injection in Solids (Academic Press, New York and London, 1970).Google Scholar