Hostname: page-component-cd9895bd7-jkksz Total loading time: 0 Render date: 2024-12-27T02:17:52.905Z Has data issue: false hasContentIssue false
  • English
  • Français

Strain-Transfer Structure Beneath the Transistor Channel for Increasing the Strain Effects of Lattice-Mismatched Source and Drain Stressors

Published online by Cambridge University Press:  01 February 2011

Yee-Chia Yeo ,
Kah-Wee Ang ,
Jianqiang Lin  and
Chee-Shing Lam
Yee-Chia Yeo
Affiliation:
[email protected], National University of Singapore, Electrical and Computer Engineering, 4 Engineering Drive 3, Singapore, 117576, Singapore, 65 65162298, 65 67791103
Kah-Wee Ang
Affiliation:
[email protected], National University of Singapore, Dept. of Electrical and Computer Engineering, 4 Engineering Drive 3, Singapore, 117576, Singapore
Jianqiang Lin
Affiliation:
[email protected], National University of Singapore, Dept. of Electrical and Computer Engineering, 4 Engineering Drive 3, Singapore, 117576, Singapore
Chee-Shing Lam
Affiliation:
[email protected], National University of Singapore, Dept. of Electrical and Computer Engineering, 4 Engineering Drive 3, Singapore, 117576, Singapore
Get access

Abstract

We incorporate an additional semiconductor heterostructure beneath the transistor channel region to increase the strain-transfer efficiency of lattice-mismatched source/drain (S/D) stressors, resulting in higher strain levels in the channel region. The additional structure is lattice-mismatched with respect to the overlying Si-channel and/or with respect to the S/D stressors. For an n-FET with Si:C S/D, a SiGe region integrated beneath the Si-channel enhances the magnitude of the tensile strain in the channel region. For a p-FET with SiGe S/D, a Si:C region beneath the Si-channel enhances the strain effect in the channel region. This additional structure beneath the transistor channel is called a strain-transfer structure (STS). Extensive numerical simulations were performed using the finite element method to explain how the new strain-transfer structure works. Profiles of the various strain components in the transistor channel were obtained. Dependence of the strain effect on geometrical features of the new transistor structure will also be reported.

Keywords

devicesstress/strain relationshipnanostructure
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 995: Symposium G – Extending Moore's Law with Advanced Channel Materials , 2007 , 0995-G01-03
Copyright
Copyright © Materials Research Society 2007

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Ge, C.-H., Lin, C.-C., Ko, C.-H., Huang, C.-C., Huang, Y.-C., Chan, B.-W., Perng, B.-C., Sheu, C.-C., Tsai, P.-Y., Yao, L.-G., Wu, C.-L., Lee, T.-L., Chen, C.-J., Wang, C.-T., Lin, S.-C., Yeo, Y.-C., and Hu, C., Technical Dig.International Electron Device Meeting, Dec. 2003, Washington DC, pp. 73–76.Google Scholar
2. Ghani, T., Armstrong, M., Auth, C., Bost, M., Charvat, P., Glass, G., Hoffmann, T., Johnson, K., Kenyon, C., Klaus, J., McIntyre, B., Mistry, K., Murthy, A., Sandford, J., Silberstein, M., Sivakumar, S., Smith, P., Zawadzki, K., Thompson, S., and Bohr, M., Technical Dig.International Electron Device Meeting, Dec. 2003, Washington DC, pp. 978–980.Google Scholar
3. Ang, K. W., Chui, K. J., Bliznetsov, V., Du, A., Balasubramanian, N., Li, M. F., Samudra, G., and Yeo, Y.-C., Technical Dig.International Electron Device Meeting, San Francisco, CA, Dec. 2004, pp. 1069–1071.Google Scholar
4. Yeo, Y.-C., Semiconductor Science and Technology, vol. 22, pp. S177–S182, Jan. 2007.Google Scholar
5. Donaton, R. A., Chidambarrao, D., Johnson, J., Chang, P., Liu, Y., Henson, W. K., Holt, J., Li, X., Li, J., Domenicucci, A., Madan, A., Rim, K., and Wann, C., Technical Dig.International Electron Device Meeting, Dec. 2006, San Francisco, pp. 465–468.Google Scholar
6. Ang, K.-W., Lin, J., Tung, C.-H., Balasubramanian, N., Samudra, G., and Yeo, Y.-C., Symposium on VLSI Technology 2007, Kyoto, Japan, Jun. 12-14, 2007.Google Scholar
7. Kelires, P. C., Phys. Rev. B, vol. 55, pp. 8784, 1997.Google Scholar
8. Matus, L. G., Tang, L., Mehregany, M.. Larkin, D. H. and Neudeck, P. G., Inst. Phys. Conf. Ser. 137, 185 (1993).Google Scholar
9. Yeo, Y.-C. and Sun, J., Applied Physics Letters, vol. 86, no. 2, 023103, Jan. 2005.Google Scholar