Hostname: page-component-586b7cd67f-2plfb Total loading time: 0 Render date: 2024-11-29T09:43:36.251Z Has data issue: false hasContentIssue false
  • English
  • Français

Post-Anodization Implantation and CVD Techniques for Passivation of Porous Silicon

Published online by Cambridge University Press:  28 February 2011

S. P. Duttagupta ,
L. Tsybeskov ,
P. M. Fauchet ,
E. Ettedgui  and
Y. Gao
S. P. Duttagupta
Affiliation:
Department of Electrical Engineering, University of Rochester, Rochester NY 14627
L. Tsybeskov
Affiliation:
Department of Electrical Engineering, University of Rochester, Rochester NY 14627
P. M. Fauchet
Affiliation:
Department of Electrical Engineering, University of Rochester, Rochester NY 14627
E. Ettedgui
Affiliation:
Department of Physics and Astronomy, University of Rochester, Rochester NY 14627
Y. Gao
Affiliation:
Department of Physics and Astronomy, University of Rochester, Rochester NY 14627
Get access

Abstract

Proper surface passivation is critical for achieving stable, efficient PL from light-emitting porous silicon (LEPSi). As-anodized LEPSi is passivated by hydrogen which desorbs at a temperature as low as 400 °C. For device purposes, it is necessary that porous Si can tolerate at least 450 °C for post anodization annealing/metallization steps. We have established that, if the hydrogen at the surface is substituted by oxygen, the resulting Si-Ox passivation is significantly more stable. One way of achieving this is to implant low energy/low dose oxygen to form a thin coating of SiO2 on the surface. Post implantation FTIR data report the absence of Si-H peaks. XPS data indicate the formation of nearly stoichiometric SiO2 at the surface. Similar results were achieved by implanting with nitrogen to form Si3N4. As an alternative to implantation, we have deposited thin capping layers of SiO2, Si3N4 and SiC by plasma-enhanced chemical vapor deposition (PECVD) which resulted in a similar degree of passivation. Wafers were pre-treated at 400 °C to remove hydrogen from the surface. Finally, we carried out a low-pressure CVD (LPCVD) oxide deposition on LEPSi. Post implantation/CVD annealing was done at temperatures up to 600 °C. In most cases, little or no change was observed in the resultant PL intensities.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 358: Symposium F – Microcrystalline and Nanocrystalline Semiconductors , 1994 , 381
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1 Canham, L.T., Appl. Phys. Lett. 57, 1046, (1990).Google Scholar
2 Gupta, et al, Phys. Rev. B 37, 8234, (1988).Google Scholar
3 Wolf, and Tauber, ; Silicon Processing for the VLSI era Vol.1; Lattice Press; Sunset Beach, California; 1986; Chp. 10.Google Scholar
4 Ito, et al, Physica B 170, 535, (1991).Google Scholar
5 Tsai, et al., Appl. Phys. Lett. 59, 2814, (1991).Google Scholar
6 Ookubo, et al., Appl. Phys. Lett. 61, 940, (1992).Google Scholar
7 Halimaoui, et al., Appl. Phys. Lett. 59, 304, (1991).Google Scholar
8 Nakajima, et al., Appl. Phys. Lett. 61, 46, (1992).Google Scholar
9 Tsybeskov, et al., Mat. Res. Soc. Symp. Proc. 298, 307 (1993).Google Scholar
10 Petrova-Koch, et al., Appl. Phys. Lett. 61, 943, (1992).Google Scholar
11 Li, et al., Appl. Phys. Lett. 62, 3501, (1993).Google Scholar
12 Biersack, and Haggmark, , Nucl. Instrum. and Methods 174, 257 (1980).Google Scholar
13 Wolf, and Tauber, ; Silicon Processing for the VLSI era Vol.1; Lattice Press; Sunset Beach, California; 1986; Chp. 6.Google Scholar