Hostname: page-component-cd9895bd7-dk4vv Total loading time: 0 Render date: 2024-12-27T02:02:40.466Z Has data issue: false hasContentIssue false
  • English
  • Français

Patterned wafers backside thinning for 3-D Integration and multilayer stack achievement by direct wafer bonding

Published online by Cambridge University Press:  01 February 2011

Barbara Charlet ,
Antoine Chiteboun ,
Marc Zussy ,
Laurent Bally ,
Patrick Leduc  and
Myriam Assous
Barbara Charlet
Affiliation:
[email protected], CEA - DRT/LETI, MINATEC, 17, rue des Martyrs, Grenoble, F 38054, France, +33438784757, +33438785169
Antoine Chiteboun
Affiliation:
[email protected], CEA - DRT/LETI, MINATEC, 17, rue des Martyrs, Grenoble, F 38054, France
Marc Zussy
Affiliation:
[email protected], CEA - DRT/LETI, MINATEC, 17, rue des Martyrs, Grenoble, F 38054, France
Laurent Bally
Affiliation:
[email protected], CEA - DRT/LETI, MINATEC, 17, rue des Martyrs, Grenoble, F 38054, France
Patrick Leduc
Affiliation:
[email protected], CEA - DRT/LETI, MINATEC, 17, rue des Martyrs, Grenoble, F 38054, France
Myriam Assous
Affiliation:
[email protected], CEA - DRT/LETI, MINATEC, 17, rue des Martyrs, Grenoble, F 38054, France
Get access

Abstract

Scaling down the devices to keep increasing the integrated circuits (ICs) performance at the rate defined by Moore's [1] law becomes more and more difficult and so costly that new circuits architectures and new integration technologies are investigated. One of the most promising ways in integration technology is the vertical stacking of circuits, also called “3D Integration”. One of the challenges in this technology is the patterned substrate backside thinning. Compatibility with the whole 3D Integration process has to be guaranteed, the existing circuit has to be kept intact and the bonding interface mustn't be damaged. In this study we discuss some experimental results of wafer thinning by grinding and polishing of molecular bonded silicon wafers applied to 3D Integration [2-4]. The wafer with patterned copper interconnections are stacked by direct SiO2 bonding and thinned down on one backside. These stacks are then bonded again to one or two circuits via a deposited oxide on the thinned surface. The top bulk Si surface was thinned down again on one backside, giving a multi layers stack. This wafer level vertical assembly demonstrates the possibility to adjust the remaining Silicon thickness to small values (<15μm) and then bond the thinned surface to achieve multiple layer 3D structure.

Keywords

microelectronicsthin filmmicrostructure
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 1079: Symposium N – Materials and Processes for Advanced Interconnects for Microelectronics , 2008 , 1079-N06-10
Copyright
Copyright © Materials Research Society 2008

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Yu, C.H., The third dimension-More Life for Moore's Law, Advanced Module Technology Division, R&D, Taiwan Semiconductor Manufacturing Company (2006).Google Scholar
2. Charlet, B., 3-D Integration Latest Developments at LETI, Mater. Res. Soc. Symp. Proc. Vol. 970 (2007).Google Scholar
3. Christiansen, S.H., Singh, R., Gösele, U., Wafer direct bonding: From advanced substrate engineering to future applications in micro/nanoelectronics, Proceedings of the IEEE, Vol. 94, No. 12, December 2006.Google Scholar
4. Patti, R.S., Three-dimensional integrated circuits and the future of system-on-chip designs, Proceedings of the IEEE, Vol. 94, No. 6, June 2006.Google Scholar
5. Topol, A. W. et al., Three-dimensional integrated circuits, IBM J. Res. & Dev., Vol. 50 no. 4/5 July/September 2006.Google Scholar
6. Garroud, Ph., - 3D Integration: A status Report” - 3D architectures for Semiconductor Integration and Packaging, Tempe, Arisona June 2005.Google Scholar
7. Koyanagi, M. and al – Three-Dimensional Integration Technology Based on Wafer Bonding with Vertical Buried Interconnections; IEEE Transactions on Electron Devices, vol. 53, No.11, Nov. 2006.Google Scholar
8. Townsend, P.H. and al. Elastic relationships in layered composite media with approximation for the case of thin on a thick substrate. J. Appl. Phys. 62(11), December 1987.Google Scholar
9. Moriceau, H. et al., 7th Int.Symp.on Semiconductor Wafer Bonding. ECS Proceedings PV2003-19 p.49.Google Scholar
10. Pei, Z.J., Billingsley, S.R., Miura, S., Grinding-induced subsurface cracks in silicon wafers, International Journal of Machine Tools Manufacture 39 (7) (1999) 1103–1116.Google Scholar
11. Pei, Z.J., A study on surface grinding of 300 mm silicon wafers, International Journal of Machine Tools & Manufacture 42 (2002) 385–393.Google Scholar
12. Charlet, B. et al. 3-D IC Integration: Technology and Integration, Willey VCH book edited by Garrou, P., Ramm, P. & Bower, C. - in press.Google Scholar
13. Leduc, P. et al. Enabling technologies for 3D chip stacking, VLSI-TSA 2008, - to be published.Google Scholar