Hostname: page-component-586b7cd67f-t7czq Total loading time: 0 Render date: 2024-11-23T14:11:54.064Z Has data issue: false hasContentIssue false
  • English
  • Français

Optical Detection of SiN Stress Layer Induced Carrier Mobility Enhancement in Silicon

Published online by Cambridge University Press:  01 February 2011

Frank Wirbeleit ,
Victoria Pedrero ,
Dominik Thron ,
Rolf Stephan  and
Udo Schwalke
Frank Wirbeleit
Affiliation:
[email protected], Advanced Micro Devices (AMD), Technology Department, Wilschdorfer Landstrasse 101, Dresden, 01109, Germany, +49 351 277 4527, +49 351 277 94527
Victoria Pedrero
Affiliation:
[email protected], Technische Universität Darmstadt, Institute of Semiconductor Technolog & Nanoelectronics, Darmstadt, 64289, Germany
Dominik Thron
Affiliation:
[email protected], Advanced Micro Devices (AMD), Technology Department, Wilschdorfer Landstrasse 101, Dresden, 01109, Germany
Rolf Stephan
Affiliation:
[email protected], Advanced Micro Devices (AMD), Technology Department, Wilschdorfer Landstrasse 101, Dresden, 01109, Germany
Udo Schwalke
Affiliation:
[email protected], Technische Universität Darmstadt, Institute of Semiconductor Technolog & Nanoelectronics, Darmstadt, 64289, Germany
Get access

Abstract

Strain engineering is key element for improving MOSFET device performance in today's advanced high performance microelectronics. Strained SiN layers are well established in this regard to generate near surface strain effects for carrier mobility enhancement. Non destructive detection of effects from strain layers has not been resolved yet, especially during the processing of patterned wafers. Since optical reflective measurements are well established for non destructive thickness measurements in semiconductor manufacturing, the signals out of those spectra can be used to investigate stress induced carrier mobility enhancement effects, as shown in this work. This provides direct access to the effectiveness of the applied near surface strain to the carrier mobility. By this novel method, SiN films at different stress levels and under different process conditions are investigated on silicon bulk wafers. On these wafers, the optically detected spectra shift, known as plasmon shift, can be correlated with standard wafer bow stress measurement results. These results are correlated to the electrical performance of microelectronic test structures. Based on this, the relative variation of the stress levels of SiN films after different process treatments, and the impact on carrier mobility in microelectronic devices is shown.

Keywords

stress/strain relationshipplasma-enhanced CVD (PECVD) (deposition)optical properties
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 1074: Symposium I – Synthesis and Metrology of Nanoscale Oxides and Thin Films , 2008 , 1074-I03-11
Copyright
Copyright © Materials Research Society 2008

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Uchida, K. Zednik, R., Lu, C.-H.: “Experimental Study of Biaxial and Uni-axial Strain Effects on Carrier Mobility in Bulk and Ultrathin Body SOI MOSFETs”, IEDM 2004 Google Scholar
[2] Horstmann, M. Chen, H. Wei, A. Chidambarro, C.: “Integration and Optimization of Embedded-SiGe, Compressive and Tensile Stressed Liner Films …”, IEDM 2005 Google Scholar
[3] Bonera, E. Fanciulli, M. Mariani, M.: “Raman spectroscopy of strain in subwavelenght microelectronic devices”, Appl. Phys. Lett. 87(2005), 111913 Google Scholar
[4] Bosch, S. Ferre-Borrull, J., Leinfelder, N. Cannillas, A.: “Effective dielectric funtion of mixtures of three or more materials: a numerical procedure for computations” Surface Science 453(2000), pp. 9–17 Google Scholar
[5] Venkataraman, G.: “Theory of Surface Plasmon Optical Phonon Interaction in Polar Semiconductors”, Phys. Of Cond. Matter 17(1974) 4, pp. 233–248 Google Scholar
[6] Ortolland, C. Morin, P. Chaton, C. Mastromatteo, E. Populaire, C.: “Stress Memorization Technique Optimization for 45nm CMOS”, Symposium on VLSI Technology, Digest of Technical Papers, 2006 IEEE Google Scholar
[7] Dommann, A. Herres, N. Krink, M. Galiano, J.J. Stampfli, B.: “Internal Stresses And Lifetime Evaluation of PECVD Layers”, Microsystem Technol. 7(2001) pp. 161–164 Google Scholar
[8] Taraschi, G. Pitera, A. J. McGill, L. M. Cheng, Zhi-Yuan, Lee, Minjoo L.: “Strained-Si-on-Insulator (SSOI) and SiGe-on-Insulator (SGOI): Fabrication Obstacles and Solutions”, Matr. Res. Society Symp. Vol. 745(2003)Google Scholar