No CrossRef data available.
Article contents
Numerical Analysis of Packaging-Induced Failures in Cu/Low-k Interconnects
Published online by Cambridge University Press: 01 February 2011
Abstract
With decreasing feature sizes for every technology node, multi-level metallization schemes that employ copper interconnects and low-k dielectrics are required to achieve the requisite circuit performance. Here, the effects of the mechanical stresses originating from the packaging process on Cu/Low-k interconnects are assessed. The impact of package defects on interconnect reliability is also analyzed. It is seen that the package reliability varies with underfill mechanical properties. The packaging process introduces global level stresses that propagate to the local, i.e. interconnect, level. Moreover, the package defects also have an adverse impact on the mechanical stresses in the metallization structure. The package defects alter the mechanical stresses in the metal lines and affect the reliability. The complex interaction between packaging process induced stresses, package level defects and mechanical properties of various materials is analyzed in order to create robust interconnect designs.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 2008
References
REFERENCES
[1]
Cherault, N., Besson, J., Goldberg, C., Casanova, N. and Berger, M.-H. “Finite element simulation of thermomechanical stress evolution in Cu/low-k interconnects during manufacturing and subsequent thermal cycling,” Proceedings of 35th European Solid-State Device Research Conference (ESSDERC 2005), pp. 493–496, Sept. 2005.Google Scholar
[2]
Zhai, C. J., Ozkan, U., Dubey, A., Sidharth, , Blish, R. C. (II) and Master, R. N., “Investigation of Cu/low-k film delamination in flip chip packages,” Proceedings of 56th Electronic Components and Technology Conference, 2006, pp. 709–717, May-Jun. 2006.Google Scholar
[3]
Mercado, L. L. and Sarihan, V., “Evaluation of die edge cracking in flip-chip PBGA packages,” IEEE Transactions on Components and Packaging Technologies, vol. 26, no. 4, pp. 719–723, Dec. 2003.Google Scholar
[4]
Mercado, L. L., Sarihan, V. and Hauck, T., “An analysis of interface delamination in flip-chip package,” Proceedings of 50th Electronic Components and Technology Conference, 2000, pp.1332–1337, May 2000.Google Scholar
[6]
Shih, C. F., Moran, B., and Nakamura, T., “Energy release rate along a three-dimensional crack front in a thermally stressed body,” International Journal of Fracture, vol. 30, pp. 79–102, 1986.Google Scholar
[7]
Tsai, M.-Y., Lin, Y.-C, Huang, C.-Y. and Wu, J.-D., “Thermal deformations and stresses of flip-Chip BGA packages with low- and high-Tg underfills,” IEEE Transactions on Electronics Packaging Manufacturing, vol. 28, no. 4, pp. 328–337, Oct. 2005.Google Scholar
[8]
Xu, X.-P., and Needleman, A., “Numerical simulations of fast crack growth in brittle solids,” Journal of the Mechanics and Physics of Solids, vol. 42, pp. 1397–1434, 1994.Google Scholar