Hostname: page-component-586b7cd67f-rcrh6 Total loading time: 0 Render date: 2024-11-29T08:08:27.329Z Has data issue: false hasContentIssue false
  • English
  • Français

A Low Temperature Single-Step RTA Process to form Ultrathin CoSi2 for Mosfet Applications

Published online by Cambridge University Press:  15 February 2011

Melanie J. Sherony ,
T. S. Sriram ,
Craig England ,
Aldo Pelillo ,
William C. Harris ,
Stephen J. Miller ,
Steven A. Bill ,
Isabel Y. Yang ,
Andy Wei  and
Dimitri A. Antoniadis
Melanie J. Sherony
Affiliation:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139
T. S. Sriram
Affiliation:
Digital Equipment Corporation, Hudson, MA 01749
Craig England
Affiliation:
Digital Equipment Corporation, Hudson, MA 01749
Aldo Pelillo
Affiliation:
Digital Equipment Corporation, Hudson, MA 01749
William C. Harris
Affiliation:
Digital Equipment Corporation, Hudson, MA 01749
Stephen J. Miller
Affiliation:
Digital Equipment Corporation, Hudson, MA 01749
Steven A. Bill
Affiliation:
Digital Equipment Corporation, Hudson, MA 01749
Isabel Y. Yang
Affiliation:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139
Andy Wei
Affiliation:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139
Dimitri A. Antoniadis
Affiliation:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139
Get access

Abstract

A single-step, low temperature self-aligned CoSi2 process using Ti/Co source material has been developed for use in extreme submicrometer MOSFET applications. Ultra-thin CoSi2 films (∼ 20 nm) were obtained from a single-step RTA anneal at 550°C for 30 sec using Ti/Co source material on patterned n+ implanted (100) Si. X-ray diffraction was used to verify CoSi2 formation. Highresolution SEM and TEM examination showed the silicide to be microstructurally smooth and the devices showed no lateral growth of the silicide at the polysilicon spacer edge. Some voiding and lateral overgrowth was observed at the LOCOS isolation edge and this effect was exacerbated at higher anneal temperatures. This single-step low temperature CoSi2 process is a promising technology for deep-submicron MOSFET applications.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 402: Symposium H – Silicide Thin Films-Fabrication, Properties and Applications , 1995 , 209
Copyright
Copyright © Materials Research Society 1996

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Dass, M. L. A., Fraser, D. B., and Wei, C.-S., Appl. Phys. Lett. 58, 1308 (1991).Google Scholar
[2] Hsia, S. L., Tan, T. Y. Smith, P. L., and McGuire, G. E., J. Appl. Phys. 70, 7579 (1991).Google Scholar
[3] Maex, K., Mat. Sci. and Eng., R11, No. 2–3 (1993).Google Scholar
[4] Hsia, S. L., Tan, T. Y. Smith, P. L., and McGuire, G. E., J. Appl. Phys. 72, 1864 (1992).Google Scholar
[5] Hsia, S. L., Tan, T. Y. Smith, P. L., and McGuire, G. E., Mater. Res. Soc. Symp. Proc. 320, 373 (1993).Google Scholar
[6] Jones, E. C., Cheung, N. W., and Fraser, D. B., J. of Elec. Mater. 24, 863 (1995).Google Scholar
[7] Ogawa, S., Fair, J. A., Kouzaki, T., Sinclair, R., Jones, E. C., Cheung, N. W., and Fraser, D. B., Mater. Res. Soc. Symp.Proc. 320, 355 (1993).Google Scholar
[8] Su, L. T., Sherony, M. J., Hu, H., Chung, J. E., and Antoniadis, D. A., in IEDM Technical Digest, 1993, pp. 723–726.Google Scholar
[9] Hu, H., Su, L. T., Yang, I. Y., Antoniadis, D. A., and Smith, H. I., in Proc. Symp. on VLSI Tech., 1994, pp. 17–18.Google Scholar