Article contents
Latchup Free Lateral Cmos on Laser Recrystallized Silicon
Published online by Cambridge University Press: 28 February 2011
Abstract
Latchup free CMOS devices have been fabricated by forming PMOS transistors in a 0.5μm thick laser recrystallized silicon layer. This recrystallized layer is isolated fram the bulk wafer by a lμm thick oxide layer. The NMOS transistors were fabricated both in the bulk wafer in the region which was used as the recrystallization seeds, as well as in the recrystallized silicon layer itself. Ring oscillators fabricated with 3μm channel length using a bi-layer lateral CMOS structure show a naninal delay of 1.7ns/stage. The MOS devices fabricated in the recrystallized silicon show low subthreshold leakage current, and surface electron and hole mobilities of 580cm2/V.s and 210cm2/V.s respectively.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 1986
References
Referencs
- 1
- Cited by