Article contents
Dual Damascene Process for FatWires in Copper/FSG Technology
Published online by Cambridge University Press: 01 February 2011
Abstract
A trench-first dual damascene process has been developed for fat wires (1.26 μm pitch, 1.1 μm thickness) in a 0.18 μm CMOS process with copper/fluorosilicate glass (FSG) interconnect technology. The process window for the patterning of vias in such deep trenches depends on the trench depth and on the line width of the trench, with the worse case being an intermediate line width (lines that are 3X the via diameter). Compared to a single damascene process, the dual damascene process has comparable yield and reliability, with lower via resistance and lower cost.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 2003
References
- 1
- Cited by