Hostname: page-component-586b7cd67f-tf8b9 Total loading time: 0 Render date: 2024-11-29T07:52:45.515Z Has data issue: false hasContentIssue false

Diffusion of Silicon Interstitials in thin Silicon Films on Insulator in Neutral and Oxidising Annealing Ambients

Published online by Cambridge University Press:  15 February 2011

Guénolé C.M. Silvestre*
Affiliation:
Department of Electronic and Electrical Engineering, University of Dublin, Trinity College, Dublin 2 -, Ireland
Get access

Abstract

Silicon-On-Insulator (SOI) materials have emerged as a very promising technology for the fabrication of high performance integrated circuits since they offer significant improvement to device performance. Thin silicon layers of good crystalline quality are now widely available on buried oxide layers of various thicknesses with good insulating properties. However, the SOI structure is quite different from that of bulk silicon. This paper will discuss a study of point-defect diffusion and recombination in thin silicon layers during high temperature annealing treatment through the investigation of stacking-fault growth kinetics. The use of capping layers such as nitride, thin thermal oxide and thick deposited oxide outlines the diffusion mechanisms of interstitials in the SOI structure. It also shows that the buried oxide layer is a very good barrier to the diffusion of point defects and that excess silicon interstitials may be reincorporated at the top interface with the thermal oxide through the formation of SiO species. Finally, from the experimental values of the activation energies for the growth and the shrinkage of stacking-faults, the energy of interstitial creation is evaluated to be 2.6 eV, the energy for interstitial migration to be 1.8 eV and the energy of interstitial generation during oxidation to be 0.2 eV.

Type
Research Article
Copyright
Copyright © Materials Research Society 1997

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

General Production Specifications, SOITEC S.A., Site Technologique Astec, 15, rue des Marthyrs, 38054 Grenoble Cedex 9, France.Google Scholar
[2] Haisma, J., Spierings, G. A. C. M., Bierman, U. K. P. and Pals, J. A.. Jap. J. Appl. Phys., 28 (8), 1426 (1989).Google Scholar
[3] Dunn, P. N.. Solid State Technology, 38 (9), 36 (1995).Google Scholar
[4] Auberton-Hervé, A. J. and Nishimura, T.. Solid State Technology, 37 (7), 89 (1994).Google Scholar
[5] Silvestre, G. C. M., Moore, R. A., Garcia, A. and Aspar, B.. Material Science and Engineering B, 29(1–3), 24 (1995).Google Scholar
[6] Silvestre, G. C. M.. In Ph.D. Thesis. University of Dublin, Trinity College, Ireland, (1996).Google Scholar
[7] Silvestre, G. C. M., Moore, R. A. and Kennedy, B. J.. In MRS Proc. Defect and Impurity Engineered Semiconductors and Devices, 378, 121 (1995).Google Scholar
[8] Leroy, B.. J. Appl. Phys., 50 (12), 7996, (1979).Google Scholar
[9] Hu, S. M.. In Defects in Semiconductors, North- Holland Inc., New-York, 333 (1981).Google Scholar
[10] Dunham, S. T. and Plummer, J. D.. J. Appl. Phys., 59 (7), 2541, (1986).Google Scholar
[11] Murarka, S. P.. J. Appl. Phys., 49 (4), 2513 (1978).Google Scholar
[12] Sanders, R. and Dobson, P. S.. em Philos. Mag., 20, 881 (1969).Google Scholar
[13] Hu, S. M.. J. Appl. Phys., 45 (4), 1567 (1974).Google Scholar
[14] Deal, B. E. and Grove, A. S.. J. Appl. Phys., 36 (2), 3770 (1965).Google Scholar
[15] Murarka, S. P. and Quintana, G.. J. Appl. Phys., 48 (1), 46 (1977).Google Scholar
[16] Ahn, S. T., Kennel, H. W., Tille, W. A. and Plummer, J. D.. J. Appl. Phys., 65 (8), 2957 (1989).Google Scholar