Hostname: page-component-78c5997874-g7gxr Total loading time: 0 Render date: 2024-11-05T16:08:35.177Z Has data issue: false hasContentIssue false

Design and Fabrication of 3D Microprocessors

Published online by Cambridge University Press:  26 February 2011

Patrick Morrow
Affiliation:
[email protected], Intel Corporation, Components Research, M/S RA3-252, 5200 N.E. Elam Young Parkway, Hillsboro, OR, 97124-6497, United States, 503-613-3329, 971-214-7805
Bryan Black
Affiliation:
[email protected], Intel Corp., Microprocessor Research Labs, MS AN1, 1501 S Mopac, Suite 400, Austin, TX, 78746, United States
Mauro J Kobrinsky
Affiliation:
[email protected], Intel Corp., Components Research, M/S RA3-252, 5200 N.E. Elam Young Parkway, Hillsboro, OR, 97124-6497, United States
Sriram Muthukumar
Affiliation:
[email protected], Intel Corp., Assembly Technology Development, M/S CH2-140, 5000 W. Chandler Blvd., Chandler, AZ, 85226, United States
Don Nelson
Affiliation:
[email protected], Intel Corp., Portland Technology Development, M/S RA3-256, 5200 N.E. Elam Young Parkway, Hillsboro, OR, 97124-6497, United States
Chang-Min Park
Affiliation:
[email protected], Intel Corp., Components Research, M/S RA3-252, 5200 N.E. Elam Young Parkway, Hillsboro, OR, 97124-6497, United States
Clair Webb
Affiliation:
[email protected], Intel Corp., Portland Technology Development, M/S RA3-256, 5200 N.E. Elam Young Parkway, Hillsboro, OR, 97124-6497, United States
Get access

Abstract

Stacking multiple device strata can improve system performance of a microprocessor (μP) by reducing interconnect length. This enables latency improvement, power reduction, and improved memory bandwidth. In this paper we review some of our recent design analysis and process results which quantitatively show the benefits of stacking applied to μPs.

We report on two applications for stacking which take advantage of reduced wire length- “logic+logic” stacking and “logic+memory” stacking. In addition to optimizing minimum wire length, we considered carefully the thermal ramifications of the new designs. For the logic+memory application, we considered the case of reducing off-die wiring by stacking a DRAM cache (32 to 64MB) onto a high performance μP. Simulations showed 3x reduced off-die bandwidth, Cycles Per Memory Access (CPMA) reduction of 13%, and a 66% average bus power reduction. For logic+logic applications, we considered a high performance μP where the unit blocks were repartitioned into two strata. For this case, simulations showed that stacking can simultaneously reduce power by 15% while increasing performance by 15% with a minor 14° C increase in peak temperature compared to the planar design. Using voltage scaling, this translates to 34% power reduction and 8% performance improvement with no temperature increase. We found that these results can be further improved by a secondary splitting of the individual blocks. As an example, we split a 32KB first level data cache resulting in 25% power reduction, 10% latency reduction, and 20% area reduction.

We also discuss the fabrication of stacked structures with two complimentary process flows. In one case, we developed a 300mm wafer stacking process using Cu-Cu bonding, wafer thinning, and through-silicon vias (TSVs). This technology provides reliable bonding with non-detectable bonding-interface resistance and inter-strata via pitch below 8μm. We investigated the impact of this wafer stacking process to the transistor and interconnect layers built using a 65nm strained-Si/Cu-Low-K process technology and found no impact to either discrete N- and P-MOS devices or to thin 4Mb SRAMs. We verified fully functional SRAMs on thinned wafers with thicknesses down to 5μm. Although wafer stacking leads itself well to tight-pitch same-die-size stacking, die stacking enables integration of different size dies and includes opportunity to improve yield by stacking known good dies. We demonstrated a die stack process flow with 75μm thinned die, TSV, and inter-strata via pitch below 100μm. We also found negligible impact to transistors using this process flow. Multiple stacks of up to seven 75μm thin dies with TSVs were fabricated and tested. Prospects for high volume integration of 3D into μPs are discussed.

Type
Research Article
Copyright
Copyright © Materials Research Society 2007

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Nelson, D. W., Webb, C., McCauley, D., Raol, K., IIRupley, J., DeVale, J., Black, B., “A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvement through RC Mitigation”, Proceedings of the VMIC, September 2004, 7883 Google Scholar
2. Annavaram, Murali, et al., “Die Stacking (3D) Microarchitecture”, To Appear in Proc. of the 39th Annual International Symposium on Microarchitecture, December 2006.Google Scholar
3. Reed, Paul, Yeung, Gus, Black, Bryan, “Design Aspects of a Microprocessor Data Cache using 3D Die Interconnect Technology”, Proc. of the ICICDT, 2005, p.1518.Google Scholar
4. Morrow, P. R., Kobrinsky, M. J., Ramanathan, S., Park, C.-M., Harmes, M., Ramachandrarao, V., Park, H.-M., Kloster, G., List, S., Kim, S., “Wafer-level 3D interconnects via Cu bonding”, Proc. of the Advanced Metallization Conference, 125130 (2004).Google Scholar
5. Kwon, Y., Yu, J., McMahon, J.J., Lu, J.-Q., Cale, T.S., and Gutmann, R.J., “Evaluation of Thin Dielectric-Glue Wafer-Bonding for Three-Dimensional Integrated Circuit Applications,” Mat. Res. Soc. Symp. Proc., 2004, Vol. 812, F6.16.1.Google Scholar
6. Gutmann, R.J.; Lu, J.-Q.; Pozder, S.; Kwon, Y.; Menke, D.; Jindal, A.; Celik, M.; Rasco, M.; McMahon, J.J.; Yu, K.; Cale, T.S.., “A Wafer-Level 3-D IC Technology Platform", Proc. Advanced Metallization Conf., October 2003, p. 1926.Google Scholar
7. Topol, A.W., Furman, B.K., Guarini, K.W.,. Shi, L.,. Cohen, G.M., Walker, G.F., “Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures”, Proc. 54th Electronic Components and Technology Conf., 2004, Vol.1, 931–8Google Scholar
8. Tan, C.S., Reif, R., “Silicon Multilayer Stacking Based on Copper Wafer Bonding”, Tan, C. S. et al., Electrochem. Solid-State Lett. 8, G147–G149 (2005)Google Scholar
9. Tanida, K., Umemoto, M., Tomita, Y., Tago, M., “Ultra-high-density 3D chip stacking technology”, Proc. 53rd Electronic Components and Technology Conf., 2003, p. 1084–9.Google Scholar
10. Hara, K., Kurashima, Y., Hashimoto, N., Matsui, K., Matsuo, Y., Miyazawa, I., Kobayashi, T., Yokoyama, Y., Fukazawa, M., “Optimization for Chip Stack in 3-D Packaging”, IEEE Trans. Advacnced Packaging, Vol. 28, No. 3, Aug. 2005, p. 367376 Google Scholar
11. Andry, P.S., Tsang, C., Sprogis, E., Andry, P.S., Tsang, C., Sprogis, E., Patel, C., Wright, S.L., Webb, B.C., Buchwalter, L.P., Manzer, D., Horton, R., Polastre, R. and Knickerbocker, J., “A CMOS-compatible process for fabricating electrical through-vias in silicon”, 2006 Proc. 56th Electronic Components & Technology Conf., May 2006 Google Scholar
12. Morrow, P. R., Park, C. -M., Ramanathan, S., Kobrinsky, M. J., and Harmes, M., “Threedimensional Wafer Stacking via Cu-Cu Bonding Integrated with 65 nm Strained-Si/Lowk CMOS technology”, Electron Device Letters, 2(5), 335337 (2006).10.1109/LED.2006.873424Google Scholar
13. Pei, Z.J., Billingsley, S.R., Miura, S., “Grinding induced subsurface cracks in silicon wafers”, Intl. J. of Machine Tools and Manufacture, Vol. 39, Iss. 7, Jul. 1999, 11031116.Google Scholar
14. Sandireddy, S., Jiang, T., “Advanced wafer thinning technologies to enable multichip packages”, WMED, April 2005, p. 2427.Google Scholar
15. Kulkarni, S., Prack, E., Arana, L., Bai, Y., “Evaluation of adhesive wafer bonding and processes for 3D die stacking using TSV technologies’, Intl. Conf. on Device Packaging, Scottsdale, AZ, USA, March 2006.Google Scholar
16. Newman, Michael, et. al, “Fabrication and Electrical Characterization of 3D Vertical Interconnects”, 2006 Proc. 56th Electronic Compnents & Technology Conf., May 2006 Google Scholar
17. Kumar, M., et. al., “A Simple and High-Performance 130 nm SO1 eDRAM Technology Using Floating-Body Pass-Gate Transistor in Trench-Capacitor Cell for System-On-AChip (SoC) Applications”, Electron Device Meeting, IEDM '03 Tech Digest, p. 17.4.–4Google Scholar