Hostname: page-component-586b7cd67f-tf8b9 Total loading time: 0 Render date: 2024-11-23T17:28:50.792Z Has data issue: false hasContentIssue false
  • English
  • Français

Integration Challenges for CMP of Copper

Published online by Cambridge University Press:  31 January 2011

Rajeev Bajaj ,
Ajoy Zutshi ,
Rahul Surana ,
Mehul Naik  and
Tony Pan
Get access

Abstract

As the minimum feature size of microelectronic devices shrinks down to 130 nm, copper has been successfully adopted into logic applications.1–3 Copper requires damascene processing, which involves etching features into a dielectric substrate, filling the features with metal, and removing any excess metal. Therefore, chemical—mechanical planarization (CMP) is a key process in the final definition of the inlaid copper wires on a circuit. A second advance in the back-end processing of copper is the changing of the dielectric from SiO2 to a Low-κ material, which allows a thicker layer of dielectric to be used. Low-k dielectric films have much lower mechanical properties than SiO2; consequently, this poses new challenges in developing integration schemes.1,3–8

Keywords

chemical–mechanical planarizationchemical–mechanical polishingCMPcopperelectroplatingintegrationlow-κ dielectric films.
Type
Research Article
Information
MRS Bulletin , Volume 27 , Issue 10: Advances in Chemical-Mechanical Planarization , October 2002 , pp. 776 - 778
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1.Singh, R.K., Bajaj, R., Moinpour, M., and Meuris, M., eds., Chemical–Mechanical Polishing 2000—Fundamentals and Materials Issues (Mater. Res. Soc. Symp. Proc. 613, Warrendale, PA, 2000).Google Scholar
2.Jay, L., Ma, Y., Wang, Y., Bajaj, R., and Redekar, F., “Process and Material Challenges for 0.1-μm Copper Technology,” presented at the 5th Int. Symp. on Chemical-Mechanical Polishing, Lake Placid, NY, August 13–16, 2000.Google Scholar
3.Bajaj, R., Redekar, F., and Wijekoon, K., “Unlocking the Damascene Puzzle,” VMIC Conf., Santa Clara, Calif., June 2000.Google Scholar
4.Babu, S.V., Cadien, K.C., and Yano, H., eds., Chemical-Mechanical Polishing 2001—Advances and Future Challenges (Mater. Res. Soc. Symp. Proc. 671, Warrendale, PA, 2001).Google Scholar
5.Tsai, S., in Proc. IITC Conf. [CD-ROM] (IEEE Electron Devices Society, Piscataway NJ, 2002) paper No. 5.2.Google Scholar
6.Cheng, C.-C., in Proc. IITC Conf. [CD-ROM] (IEEE Electron Devices Society, Piscataway, NJ, 2002) paper No. 12.4.Google Scholar
7.Yu, K.C., in Proc. IITC Conf. [CD-ROM] (IEEE Electron Devices Society, Piscataway, NJ, 2002) paper No. 2.1.Google Scholar
8.Tsai, M.H., Chou, S.W., Chang, C.L., Shieh, C.H., Lin, M.W., Wu, C.M., Shue, W.S., Yu, D.C., and Liang, M.S., in IEDM Tech. Dig. (Institute of Electrical and Electronics Engineers, Piscataway, NJ, 2001) paper No. 4.3.Google Scholar