Hostname: page-component-586b7cd67f-dlnhk Total loading time: 0 Render date: 2024-11-22T22:44:11.572Z Has data issue: false hasContentIssue false

Thermal stability of TiSi2 films on single crystal and polycrystalline silicon

Published online by Cambridge University Press:  31 January 2011

Krishna Shenai
Affiliation:
General Electric Corporate Research and Development Center, River Road, Schenectady, New York 12301
Get access

Abstract

The stability of selectively formed TiSi2 films on single crystal and polycrystalline silicon layers at elevated process temperatures is reported. Extensive electrical and analytical studies were performed to understand the high-temperature stability of TiSi2 films as a function of (i) substrate dopant concentration, (ii) titanium silicide thickness, (iii) silicide formation sequence, and (iv) silicide post-processing steps. It is shown that all four process variations have a profound influence on the thermal stability of TiSi2 films. It is observed that titanium silicide films formed on single crystal silicon are stable at higher processing temperatures compared to those formed on polysilicon substrates under similar conditions. The degradation of high-temperature stability of TiSi2 films on polycrystalline silicon can be related to increased number of defects and grain boundaries. It is shown that TiSi2 films can be successfully used in silicon integrated circuit applications where the post-silicide processing temperatures do not exceed 1000 °C.

Type
Articles
Copyright
Copyright © Materials Research Society 1991

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1.VLSI Technology, edited by S.M. Sze (McGraw-Hill Book Co., New York, 1983).Google Scholar
2.Murarka, S. P., Suicides for VLSI Applications (Academic Press, New York, 1983).Google Scholar
3.Osburn, C. M., J. Electron. Mater. 19, 67 (1989).CrossRefGoogle Scholar
4.Ting, C.Y., d'Heurle, F. M., Iyer, S. S., and Fryer, P. M., J. Electrochem. Soc. 133, 2621 (1986).CrossRefGoogle Scholar
5.Shenai, K., Piacente, P.A., Lewis, N., Smith, G.A., McConnell, M.D., and Baliga, B.J., J. Vac. Sci. Technol. B 6 (6), 1728 (1988).CrossRefGoogle Scholar
6. These simulations were performed using the RUMP program from Cornell University.Google Scholar
7.Nicollian, E. H. and Brews, J. R., MOS (Metal Oxide Semiconductor) Physics and Technology (Wiley, New York, 1981).Google Scholar
8.Lenzlinger, M. and Snow, E. H., J. Appl. Phys. 40, 278 (1969).CrossRefGoogle Scholar
9.Berglund, C. N., IEEE Trans. Electron Dev. ED-13, 701 (1966).CrossRefGoogle Scholar
10.Castagne, R. and Vapaille, A., Surf. Sci. 28, 157 (1971).CrossRefGoogle Scholar
11.Shenai, K., IEEE Trans. Electron Dev. 37, 1141 (1990).CrossRefGoogle Scholar
12.VLSI Metallization: Physics & Technologies, edited by K. Shenai (Artech House, Boston, MA, 1991).Google Scholar